{"id":"https://openalex.org/W2128631859","doi":"https://doi.org/10.1145/1128022.1128065","title":"An efficient cache design for scalable glueless shared-memory multiprocessors","display_name":"An efficient cache design for scalable glueless shared-memory multiprocessors","publication_year":2006,"publication_date":"2006-05-03","ids":{"openalex":"https://openalex.org/W2128631859","doi":"https://doi.org/10.1145/1128022.1128065","mag":"2128631859"},"language":"en","primary_location":{"id":"doi:10.1145/1128022.1128065","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1128022.1128065","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 3rd conference on Computing frontiers","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073507304","display_name":"Alberto Ros","orcid":"https://orcid.org/0000-0001-5757-1064"},"institutions":[{"id":"https://openalex.org/I80180929","display_name":"Universidad de Murcia","ror":"https://ror.org/03p3aeb86","country_code":"ES","type":"education","lineage":["https://openalex.org/I80180929"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Alberto Ros","raw_affiliation_strings":["Universidad de Murcia, Murcia, Spain","[Universidad de Murcia, Murcia, Spain]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidad de Murcia, Murcia, Spain","institution_ids":["https://openalex.org/I80180929"]},{"raw_affiliation_string":"[Universidad de Murcia, Murcia, Spain]","institution_ids":["https://openalex.org/I80180929"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010840475","display_name":"Manuel E. Acacio","orcid":"https://orcid.org/0000-0003-0935-4078"},"institutions":[{"id":"https://openalex.org/I80180929","display_name":"Universidad de Murcia","ror":"https://ror.org/03p3aeb86","country_code":"ES","type":"education","lineage":["https://openalex.org/I80180929"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Manuel E. Acacio","raw_affiliation_strings":["Universidad de Murcia, Murcia, Spain","[Universidad de Murcia, Murcia, Spain]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidad de Murcia, Murcia, Spain","institution_ids":["https://openalex.org/I80180929"]},{"raw_affiliation_string":"[Universidad de Murcia, Murcia, Spain]","institution_ids":["https://openalex.org/I80180929"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070286319","display_name":"Jos\u00e9 M. Garc\u0131\u0301a","orcid":"https://orcid.org/0000-0002-6388-2835"},"institutions":[{"id":"https://openalex.org/I80180929","display_name":"Universidad de Murcia","ror":"https://ror.org/03p3aeb86","country_code":"ES","type":"education","lineage":["https://openalex.org/I80180929"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Jos\u00e9 M. Garc\u00eda","raw_affiliation_strings":["Universidad de Murcia, Murcia, Spain","[Universidad de Murcia, Murcia, Spain]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidad de Murcia, Murcia, Spain","institution_ids":["https://openalex.org/I80180929"]},{"raw_affiliation_string":"[Universidad de Murcia, Murcia, Spain]","institution_ids":["https://openalex.org/I80180929"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I80180929"],"apc_list":null,"apc_paid":null,"fwci":1.7855,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.84172529,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"321","last_page":"330"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8725697994232178},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.7049585580825806},{"id":"https://openalex.org/keywords/bus-sniffing","display_name":"Bus sniffing","score":0.6834227442741394},{"id":"https://openalex.org/keywords/mesi-protocol","display_name":"MESI protocol","score":0.6477077007293701},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6075688004493713},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.5927847027778625},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5919238924980164},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.5665464997291565},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.5262545347213745},{"id":"https://openalex.org/keywords/distributed-shared-memory","display_name":"Distributed shared memory","score":0.4691528081893921},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.4412480890750885},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.44008901715278625},{"id":"https://openalex.org/keywords/mesif-protocol","display_name":"MESIF protocol","score":0.4169832766056061},{"id":"https://openalex.org/keywords/cache-invalidation","display_name":"Cache invalidation","score":0.41490232944488525},{"id":"https://openalex.org/keywords/directory","display_name":"Directory","score":0.41228172183036804},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.3434916138648987},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.3323482871055603},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.29203855991363525},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2888415455818176},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.14823845028877258}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8725697994232178},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.7049585580825806},{"id":"https://openalex.org/C51185590","wikidata":"https://www.wikidata.org/wiki/Q1017228","display_name":"Bus sniffing","level":5,"score":0.6834227442741394},{"id":"https://openalex.org/C120936851","wikidata":"https://www.wikidata.org/wiki/Q1408065","display_name":"MESI protocol","level":5,"score":0.6477077007293701},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6075688004493713},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.5927847027778625},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5919238924980164},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.5665464997291565},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.5262545347213745},{"id":"https://openalex.org/C39528615","wikidata":"https://www.wikidata.org/wiki/Q1229610","display_name":"Distributed shared memory","level":5,"score":0.4691528081893921},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.4412480890750885},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.44008901715278625},{"id":"https://openalex.org/C199979278","wikidata":"https://www.wikidata.org/wiki/Q263221","display_name":"MESIF protocol","level":5,"score":0.4169832766056061},{"id":"https://openalex.org/C25536678","wikidata":"https://www.wikidata.org/wiki/Q5015977","display_name":"Cache invalidation","level":5,"score":0.41490232944488525},{"id":"https://openalex.org/C2777683733","wikidata":"https://www.wikidata.org/wiki/Q201456","display_name":"Directory","level":2,"score":0.41228172183036804},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.3434916138648987},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.3323482871055603},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.29203855991363525},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2888415455818176},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.14823845028877258}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1128022.1128065","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1128022.1128065","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 3rd conference on Computing frontiers","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.131.6819","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.131.6819","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://webs.um.es/jmgarcia/miwiki/lib/exe/fetch.php?id=pubs&cache=cache&media=cf06-aros-final.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W7811966","https://openalex.org/W1537460407","https://openalex.org/W1975025054","https://openalex.org/W2098815550","https://openalex.org/W2107859560","https://openalex.org/W2114995630","https://openalex.org/W2116751788","https://openalex.org/W2124950817","https://openalex.org/W2125449762","https://openalex.org/W2127547524","https://openalex.org/W2132828629","https://openalex.org/W2139397536","https://openalex.org/W2139475615","https://openalex.org/W2145021036","https://openalex.org/W2146309320","https://openalex.org/W2163691271","https://openalex.org/W2168682824","https://openalex.org/W2170068005","https://openalex.org/W4231723008","https://openalex.org/W4232116545","https://openalex.org/W4238182192"],"related_works":["https://openalex.org/W2290195868","https://openalex.org/W2148887883","https://openalex.org/W2091637093","https://openalex.org/W2163875126","https://openalex.org/W2407815036","https://openalex.org/W4238157485","https://openalex.org/W2326675668","https://openalex.org/W1768902350","https://openalex.org/W2810517735","https://openalex.org/W1545683692"],"abstract_inverted_index":{"Traditionally,":[0],"cache":[1,46,58,114,135,172,197],"coherence":[2,59,86,118],"in":[3,18,40,127,191,208],"large-scale":[4],"shared-memory":[5,75,99,129],"multiprocessors":[6,76],"has":[7,119],"been":[8],"ensured":[9],"by":[10,78,152,167],"means":[11],"of":[12,34,44,69,193,195,200,212],"a":[13,93,102,108],"distributed":[14],"directory":[15,146,162,177],"structure":[16,136],"stored":[17],"main":[19,27,179],"memory.":[20,180],"In":[21],"this":[22,104,171],"way,":[23],"the":[24,31,35,41,52,67,72,83,112,134,149,153,176,196],"access":[25],"to":[26,29,55,120],"memory":[28,90,183],"recover":[30],"sharing":[32],"status":[33],"block":[36],"is":[37],"generally":[38],"put":[39],"critical":[42],"path":[43],"every":[45],"miss,":[47],"increasing":[48],"its":[49],"latency.":[50],"Considering":[51],"ever-increasing":[53],"distance":[54],"memory,":[56],"these":[57],"protocols":[60],"are":[61,101],"far":[62],"from":[63,66,178],"being":[64,125],"optimal":[65],"perspective":[68],"performance.":[70],"On":[71],"other":[73],"hand,":[74],"formed":[77],"connecting":[79],"chips":[80],"that":[81],"integrate":[82],"processor,":[84,155],"caches,":[85],"logic,":[87],"switch":[88],"and":[89,145,156],"controller":[91],"through":[92],"low-cost,":[94],"low-latency":[95],"point-to-point":[96],"network":[97],"(glueless":[98],"multiprocessors)":[100],"reality.In":[103],"work,":[105],"we":[106,174],"propose":[107],"novel":[109],"design":[110],"for":[111,142,148,159,164],"L2":[113],"level,":[115],"at":[116,124],"which":[117,204],"be":[121],"maintained,":[122],"aimed":[123],"used":[126],"glueless":[128],"multiprocessors.":[130],"Our":[131],"proposal":[132,186],"splits":[133],"into":[137,206],"two":[138],"different":[139],"parts:":[140],"one":[141,158],"storing":[143,160],"data":[144],"information":[147,163],"blocks":[150,165],"requested":[151],"local":[154],"another":[157],"only":[161],"accessed":[166],"remote":[168],"processors.":[169],"Using":[170],"scheme":[173],"remove":[175],"Besides":[181],"saving":[182],"space,":[184],"our":[185],"brings":[187],"very":[188],"significant":[189],"reductions":[190,207],"terms":[192],"latency":[194],"misses":[198],"(speed-ups":[199],"3.0":[201],"on":[202,214],"average),":[203],"translate":[205],"applications'":[209],"execution":[210],"time":[211],"31%":[213],"average.":[215]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}