{"id":"https://openalex.org/W2100186688","doi":"https://doi.org/10.1145/1127908.1127999","title":"Low-power cache organization through selective tag translation for embedded processors with virtual memory support","display_name":"Low-power cache organization through selective tag translation for embedded processors with virtual memory support","publication_year":2006,"publication_date":"2006-04-30","ids":{"openalex":"https://openalex.org/W2100186688","doi":"https://doi.org/10.1145/1127908.1127999","mag":"2100186688"},"language":"en","primary_location":{"id":"doi:10.1145/1127908.1127999","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1127908.1127999","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 16th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102081079","display_name":"Xiangrong Zhou","orcid":null},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xiangrong Zhou","raw_affiliation_strings":["University of Maryland, College Park, MD"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Maryland, College Park, MD","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5055465444","display_name":"\u041f. \u041f. \u041f\u0435\u0442\u0440\u043e\u0432","orcid":"https://orcid.org/0000-0001-5551-4963"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Peter Petrov","raw_affiliation_strings":["University of Maryland, College Park, MD"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Maryland, College Park, MD","institution_ids":["https://openalex.org/I66946132"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.8537,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.72902045,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"398","last_page":"403"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8822435140609741},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7877378463745117},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.715142011642456},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.6766436696052551},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.6405515074729919},{"id":"https://openalex.org/keywords/page-cache","display_name":"Page cache","score":0.5710187554359436},{"id":"https://openalex.org/keywords/cache-invalidation","display_name":"Cache invalidation","score":0.5238309502601624},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.5137580633163452},{"id":"https://openalex.org/keywords/mesi-protocol","display_name":"MESI protocol","score":0.48320114612579346},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4223734140396118},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4010508060455322},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.3913850486278534},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3767823278903961},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3658488988876343}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8822435140609741},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7877378463745117},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.715142011642456},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.6766436696052551},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.6405515074729919},{"id":"https://openalex.org/C36340418","wikidata":"https://www.wikidata.org/wiki/Q7124288","display_name":"Page cache","level":5,"score":0.5710187554359436},{"id":"https://openalex.org/C25536678","wikidata":"https://www.wikidata.org/wiki/Q5015977","display_name":"Cache invalidation","level":5,"score":0.5238309502601624},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.5137580633163452},{"id":"https://openalex.org/C120936851","wikidata":"https://www.wikidata.org/wiki/Q1408065","display_name":"MESI protocol","level":5,"score":0.48320114612579346},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4223734140396118},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4010508060455322},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.3913850486278534},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3767823278903961},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3658488988876343}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1127908.1127999","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1127908.1127999","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 16th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W118432253","https://openalex.org/W1500214070","https://openalex.org/W1974232202","https://openalex.org/W2117285153","https://openalex.org/W2119502203","https://openalex.org/W2129664225","https://openalex.org/W2130179783","https://openalex.org/W2147077996","https://openalex.org/W2156003674","https://openalex.org/W2164068437","https://openalex.org/W2168013747","https://openalex.org/W2188176528","https://openalex.org/W2293221651","https://openalex.org/W2913899326","https://openalex.org/W6630061753","https://openalex.org/W6677923390","https://openalex.org/W6679131514","https://openalex.org/W6679594234"],"related_works":["https://openalex.org/W4312759433","https://openalex.org/W2184371594","https://openalex.org/W2148571123","https://openalex.org/W273173017","https://openalex.org/W1652973653","https://openalex.org/W2801630946","https://openalex.org/W2135365633","https://openalex.org/W2152423944","https://openalex.org/W1988485265","https://openalex.org/W1988497841"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"we":[3],"present":[4],"a":[5,42,100,123],"novel":[6,43],"cache":[7,38,44,56,67,82,93,128,155],"architecture":[8,111,129,156],"for":[9,34,64,72,89,95,112,139,152],"energy-efficient":[10],"data":[11,76],"caches":[12],"in":[13,54,78,122,144],"embedded":[14],"processors":[15],"with":[16],"virtual":[17,49],"memory.":[18],"Application":[19],"knowledge":[20],"regarding":[21],"the":[22,37,55,65,87,96,113,117,127,140,145,150,153,159],"nature":[23],"of":[24,36,98,147,161],"memory":[25],"references":[26,73],"is":[27,104,120,130,157],"used":[28,71],"to":[29,74,80],"eliminate":[30],"tag":[31,57],"address":[32,90,141],"translations":[33],"most":[35],"accesses.":[39],"We":[40,106],"introduce":[41],"tagging":[45],"scheme,":[46],"where":[47,116],"both":[48],"and":[50,61,126],"physical":[51],"tags":[52,60],"co-exist":[53],"arrays.":[58],"Physical":[59],"special":[62],"handling":[63],"super-set":[66],"index":[68],"bits":[69],"are":[70],"shared":[75],"regions":[77],"order":[79],"avoid":[81],"consistency":[83],"problems.":[84],"By":[85],"eliminating":[86],"need":[88],"translation":[91,142],"on":[92],"access":[94],"majority":[97],"references,":[99],"significant":[101],"power":[102],"reduction":[103,151],"achieved.":[105],"outline":[107],"an":[108],"efficient":[109],"hardware":[110,143],"proposed":[114],"approach,":[115],"application":[118],"information":[119],"captured":[121],"reprogrammable":[124],"way":[125],"minimally":[131],"modified.":[132],"Our":[133],"experimental":[134],"results":[135],"show":[136],"energy":[137],"reductions":[138],"range":[146,160],"90%,":[148],"while":[149],"entire":[154],"within":[158],"25%-30%.":[162]},"counts_by_year":[{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}