{"id":"https://openalex.org/W2106748065","doi":"https://doi.org/10.1145/1127908.1127993","title":"Application of fast SOCP based statistical sizing in the microprocessor design flow","display_name":"Application of fast SOCP based statistical sizing in the microprocessor design flow","publication_year":2006,"publication_date":"2006-04-30","ids":{"openalex":"https://openalex.org/W2106748065","doi":"https://doi.org/10.1145/1127908.1127993","mag":"2106748065"},"language":"en","primary_location":{"id":"doi:10.1145/1127908.1127993","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1127908.1127993","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 16th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036386370","display_name":"Murari Mani","orcid":null},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Murari Mani","raw_affiliation_strings":["University of Texas at Austin","University of Texas at Austin#TAB#"],"affiliations":[{"raw_affiliation_string":"University of Texas at Austin","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"University of Texas at Austin#TAB#","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023127422","display_name":"Mahesh Sharma","orcid":null},"institutions":[{"id":"https://openalex.org/I1311921367","display_name":"Advanced Micro Devices (Canada)","ror":"https://ror.org/02yh0k313","country_code":"CA","type":"company","lineage":["https://openalex.org/I1311921367","https://openalex.org/I4210137977"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Mahesh Sharma","raw_affiliation_strings":["AMD Inc., Austin","AMD, Inc., Austin,"],"affiliations":[{"raw_affiliation_string":"AMD Inc., Austin","institution_ids":[]},{"raw_affiliation_string":"AMD, Inc., Austin,","institution_ids":["https://openalex.org/I1311921367"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090899796","display_name":"Michael Orshansky","orcid":"https://orcid.org/0000-0002-6223-4748"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael Orshansky","raw_affiliation_strings":["University of Texas at Austin","University of Texas at Austin#TAB#"],"affiliations":[{"raw_affiliation_string":"University of Texas at Austin","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"University of Texas at Austin#TAB#","institution_ids":["https://openalex.org/I86519309"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5036386370"],"corresponding_institution_ids":["https://openalex.org/I86519309"],"apc_list":null,"apc_paid":null,"fwci":2.2985,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.88344972,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"372","last_page":"375"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.8526201248168945},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.7644845247268677},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6228299140930176},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.5535891652107239},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4928567409515381},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.47561556100845337},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.45165032148361206},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.4405195713043213},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4219076633453369},{"id":"https://openalex.org/keywords/x86","display_name":"x86","score":0.4217260181903839},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4002639353275299},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.3451220989227295},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.33094656467437744},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2204771637916565},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2133643627166748},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.18455255031585693},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.17456978559494019}],"concepts":[{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.8526201248168945},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.7644845247268677},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6228299140930176},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.5535891652107239},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4928567409515381},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.47561556100845337},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.45165032148361206},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.4405195713043213},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4219076633453369},{"id":"https://openalex.org/C170723468","wikidata":"https://www.wikidata.org/wiki/Q182933","display_name":"x86","level":3,"score":0.4217260181903839},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4002639353275299},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3451220989227295},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.33094656467437744},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2204771637916565},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2133643627166748},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.18455255031585693},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.17456978559494019},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1127908.1127993","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1127908.1127993","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 16th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.540.145","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.540.145","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cerc.utexas.edu/robust/publications/2006/Mani_GLSVLSI06.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.6000000238418579}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1517661712","https://openalex.org/W1803471516","https://openalex.org/W1970285553","https://openalex.org/W2006589289","https://openalex.org/W2110687226","https://openalex.org/W2120116751","https://openalex.org/W2126564504","https://openalex.org/W2128306262","https://openalex.org/W2130601386","https://openalex.org/W2131909792","https://openalex.org/W2165973136"],"related_works":["https://openalex.org/W3139751470","https://openalex.org/W2126014748","https://openalex.org/W4387917714","https://openalex.org/W2031753133","https://openalex.org/W2051041430","https://openalex.org/W2151657833","https://openalex.org/W1554205582","https://openalex.org/W2080129643","https://openalex.org/W2126379574","https://openalex.org/W3111996845"],"abstract_inverted_index":{"In":[0,92],"this":[1,93],"paper":[2],"we":[3,95],"have":[4],"applied":[5],"statistical":[6,16,102,175],"sizing":[7,17,59,104,176],"in":[8,63,68,105,129],"an":[9,48,106,133,179],"industrial":[10,107,134],"setting.":[11],"Efficient":[12],"implementation":[13],"of":[14,34,50,101,132,166],"the":[15,54,98,130,151,154,161,167,190],"algorithm":[18,60,79,168],"is":[19,32,41,61,169,189],"achieved":[20],"by":[21,72],"utilizing":[22],"a":[23,36,44,74,112,122],"dedicated":[24],"interior-point":[25],"solution":[26,30],"method.":[27],"The":[28,78,164],"new":[29],"method":[31],"capable":[33],"solving":[35],"robust":[37,75],"linear":[38,76],"program,":[39,47],"that":[40,64],"mapped":[42],"onto":[43],"second-order":[45],"conic":[46],"order":[49],"magnitude":[51],"faster":[52],"than":[53],"previously":[55],"explored":[56],"formulation.":[57],"Our":[58],"unique":[62],"it":[65],"represents":[66],"variability":[67],"circuit":[69,191],"delay":[70,117],"analytically":[71],"formulating":[73],"program.":[77],"allows":[80],"efficient":[81],"and":[82,139,183],"superior":[83],"area":[84,155],"minimization":[85],"under":[86],"statistically":[87],"formulated":[88],"timing":[89],"yield":[90],"constraints.":[91],"paper,":[94],"also":[96],"report":[97],"first":[99],"use":[100],"gate":[103],"microprocessor":[108,138,162],"design":[109,131],"flow":[110],"as":[111,185],"post-synthesis":[113],"optimization":[114],"step.":[115],"Statistical":[116],"models":[118],"were":[119,146],"generated":[120],"for":[121,160],"90nm":[123],"CMOS":[124],"standard":[125],"cell":[126],"library":[127],"used":[128],"low-power":[135],"32bit":[136],"x86":[137],"practical":[140],"issues":[141],"related":[142],"to":[143,150,173],"iterative":[144],"convergence":[145],"explored.":[147],"When":[148],"compared":[149,172],"deterministic":[152],"sizing,":[153],"savings":[156],"are":[157],"26":[158],"%":[159],"module.":[163],"runtime":[165],"very":[170],"low":[171],"existing":[174],"methods,":[177],"achieving":[178],"almost":[180],"15X":[181],"speed-up,":[182],"scales":[184],"O(N1.5),":[186],"where":[187],"N":[188],"size.":[192]},"counts_by_year":[],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}