{"id":"https://openalex.org/W2119468621","doi":"https://doi.org/10.1145/1127908.1127987","title":"A formal approach for high level synthesis of linear analog systems","display_name":"A formal approach for high level synthesis of linear analog systems","publication_year":2006,"publication_date":"2006-04-30","ids":{"openalex":"https://openalex.org/W2119468621","doi":"https://doi.org/10.1145/1127908.1127987","mag":"2119468621"},"language":"en","primary_location":{"id":"doi:10.1145/1127908.1127987","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1127908.1127987","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 16th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103075007","display_name":"Soumya Pandit","orcid":"https://orcid.org/0000-0001-8513-1904"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Soumya Pandit","raw_affiliation_strings":["Indian Institute of Technology, Kharagpur, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027424392","display_name":"Chittaranjan Mandal","orcid":"https://orcid.org/0000-0002-5228-7002"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Chittaranjan Mandal","raw_affiliation_strings":["Indian Institute of Technology, Kharagpur, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102706209","display_name":"Amit Patra","orcid":"https://orcid.org/0000-0002-3996-5761"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Amit Patra","raw_affiliation_strings":["Indian Institute of Technology, Kharagpur, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I145894827"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.23416066,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"345","last_page":"348"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7387278079986572},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.6608927845954895},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.6227965354919434},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5251050591468811},{"id":"https://openalex.org/keywords/state-space","display_name":"State space","score":0.49459144473075867},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.4472822844982147},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.43121927976608276},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.41357845067977905},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3811028301715851},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.22161954641342163},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.17806920409202576},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11580944061279297}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7387278079986572},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.6608927845954895},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.6227965354919434},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5251050591468811},{"id":"https://openalex.org/C72434380","wikidata":"https://www.wikidata.org/wiki/Q230930","display_name":"State space","level":2,"score":0.49459144473075867},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.4472822844982147},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.43121927976608276},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.41357845067977905},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3811028301715851},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.22161954641342163},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.17806920409202576},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11580944061279297},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1127908.1127987","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1127908.1127987","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 16th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.863.502","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.863.502","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://sit.iitkgp.ernet.in/%7Echitta/pubs/GLSVLSI06-HLAS.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Sustainable cities and communities","score":0.6600000262260437,"id":"https://metadata.un.org/sdg/11"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W124815405","https://openalex.org/W2109799889","https://openalex.org/W2124927125","https://openalex.org/W2307809461"],"related_works":["https://openalex.org/W2375311683","https://openalex.org/W2366062860","https://openalex.org/W2373777250","https://openalex.org/W2135482679","https://openalex.org/W2035070505","https://openalex.org/W2000188956","https://openalex.org/W1973862904","https://openalex.org/W181593118","https://openalex.org/W1966826470","https://openalex.org/W2077870657"],"abstract_inverted_index":{"This":[0,52],"paper":[1],"proposes":[2],"a":[3,15,25,94,110],"novel":[4],"high":[5,26],"level":[6,27,66],"synthesis":[7],"methodology":[8,73,102],"for":[9],"optimal":[10,44,83],"linear":[11],"analog":[12,55],"systems":[13],"in":[14],"formal":[16],"and":[17,38,58,91,114],"systematic":[18],"way.":[19],"It":[20],"takes":[21],"as":[22,29,31,40,47,49],"an":[23,41,43,75,82],"input,":[24],"description":[28,77],"well":[30,48],"the":[32,36,79,87,98,106,115,118],"desired":[33],"specifications":[34],"of":[35,78,97,109,117],"system":[37,56],"gives":[39],"output,":[42],"sized":[45],"architecture":[46,84,89],"certain":[50],"constraints.":[51],"facilitates":[53],"hierarchical":[54],"design":[57],"reduces":[59],"circuit":[60],"designers'":[61],"effort":[62],"by":[63,85],"providing":[64],"block":[65],"sizes":[67],"with":[68,105],"appropriate":[69],"tolerance":[70],"level.":[71],"The":[72,100],"defines":[74],"abstract":[76],"system,":[80],"selects":[81],"exploring":[86],"entire":[88,101],"space":[90],"finally":[92],"performs":[93],"behavioral":[95],"sizing":[96],"architecture.":[99],"is":[103],"illustrated":[104],"case":[107],"study":[108],"state":[111],"variable":[112],"filter":[113],"benefits":[116],"approach":[119],"are":[120],"clearly":[121],"brought":[122],"out.":[123]},"counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}