{"id":"https://openalex.org/W2110708329","doi":"https://doi.org/10.1145/1127908.1127970","title":"FPGA implementation of a parallel EBCOT tier-1 encoder that preserves coding efficiency","display_name":"FPGA implementation of a parallel EBCOT tier-1 encoder that preserves coding efficiency","publication_year":2006,"publication_date":"2006-04-30","ids":{"openalex":"https://openalex.org/W2110708329","doi":"https://doi.org/10.1145/1127908.1127970","mag":"2110708329"},"language":"en","primary_location":{"id":"doi:10.1145/1127908.1127970","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1127908.1127970","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 16th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074634106","display_name":"H. B. Damecharla","orcid":null},"institutions":[{"id":"https://openalex.org/I110152177","display_name":"University of Akron","ror":"https://ror.org/02kyckx55","country_code":"US","type":"education","lineage":["https://openalex.org/I110152177"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"H. B. Damecharla","raw_affiliation_strings":["University of Akron, Akron, Ohio"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Akron, Akron, Ohio","institution_ids":["https://openalex.org/I110152177"]}]},{"author_position":"middle","author":{"id":null,"display_name":"K. Varma","orcid":null},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K. Varma","raw_affiliation_strings":["Virginia Tech, Blacksburg, VA","Virginia Tech , Blacksburg, VA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Virginia Tech, Blacksburg, VA","institution_ids":["https://openalex.org/I859038795"]},{"raw_affiliation_string":"Virginia Tech , Blacksburg, VA","institution_ids":["https://openalex.org/I859038795"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111739117","display_name":"Joan Carletta","orcid":null},"institutions":[{"id":"https://openalex.org/I110152177","display_name":"University of Akron","ror":"https://ror.org/02kyckx55","country_code":"US","type":"education","lineage":["https://openalex.org/I110152177"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. E. Carletta","raw_affiliation_strings":["University of Akron, Akron, Ohio"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Akron, Akron, Ohio","institution_ids":["https://openalex.org/I110152177"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111993450","display_name":"A.E. Bell","orcid":null},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. E. Bell","raw_affiliation_strings":["Virginia Tech, Blacksburg, VA","Virginia Tech , Blacksburg, VA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Virginia Tech, Blacksburg, VA","institution_ids":["https://openalex.org/I859038795"]},{"raw_affiliation_string":"Virginia Tech , Blacksburg, VA","institution_ids":["https://openalex.org/I859038795"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"1","issue":null,"first_page":"266","last_page":"271"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10688","display_name":"Image and Signal Denoising Methods","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7742902040481567},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6740682721138},{"id":"https://openalex.org/keywords/jpeg-2000","display_name":"JPEG 2000","score":0.6150515079498291},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5727612972259521},{"id":"https://openalex.org/keywords/encoder","display_name":"Encoder","score":0.55024254322052},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.4927513897418976},{"id":"https://openalex.org/keywords/coding","display_name":"Coding (social sciences)","score":0.484081894159317},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.47787895798683167},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.422944039106369},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4222536087036133},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3922427296638489},{"id":"https://openalex.org/keywords/image-compression","display_name":"Image compression","score":0.1789470911026001},{"id":"https://openalex.org/keywords/image-processing","display_name":"Image processing","score":0.1704554259777069},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07669362425804138},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.07229605317115784}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7742902040481567},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6740682721138},{"id":"https://openalex.org/C69216139","wikidata":"https://www.wikidata.org/wiki/Q931783","display_name":"JPEG 2000","level":5,"score":0.6150515079498291},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5727612972259521},{"id":"https://openalex.org/C118505674","wikidata":"https://www.wikidata.org/wiki/Q42586063","display_name":"Encoder","level":2,"score":0.55024254322052},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.4927513897418976},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.484081894159317},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.47787895798683167},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.422944039106369},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4222536087036133},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3922427296638489},{"id":"https://openalex.org/C13481523","wikidata":"https://www.wikidata.org/wiki/Q412438","display_name":"Image compression","level":4,"score":0.1789470911026001},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.1704554259777069},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07669362425804138},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.07229605317115784},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1127908.1127970","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1127908.1127970","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 16th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.46000000834465027,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1479967673","https://openalex.org/W1581055665","https://openalex.org/W1927369396","https://openalex.org/W1943217694","https://openalex.org/W2107446683","https://openalex.org/W2118217749","https://openalex.org/W2144291287","https://openalex.org/W2149263233","https://openalex.org/W2167120242","https://openalex.org/W6661396728"],"related_works":["https://openalex.org/W3004362061","https://openalex.org/W4297665406","https://openalex.org/W2042515040","https://openalex.org/W2383986884","https://openalex.org/W2356141508","https://openalex.org/W1735031787","https://openalex.org/W2749962643","https://openalex.org/W2364622490","https://openalex.org/W2390807153","https://openalex.org/W2538906952"],"abstract_inverted_index":{"Embedded":[0],"block":[1],"coding":[2,15,40,74],"(EBCOT":[3],"Tier-1)":[4],"is":[5,58,78],"the":[6,12,36,52,91,99],"most":[7],"computationally":[8],"intensive":[9],"part":[10],"of":[11,38,135],"JPEG2000":[13],"image":[14],"standard.":[16],"Past":[17],"research":[18],"on":[19,27,111,120],"fast":[20,47],"EBCOT":[21,48,82],"Tier-1":[22,49,83],"hardware":[23,96],"implementations":[24],"has":[25],"concentrated":[26],"cycle-efficient":[28],"context":[29],"formation,":[30],"and":[31,85,107],"achieve":[32],"improved":[33,67],"throughput":[34,68],"at":[35],"cost":[37],"reduced":[39],"efficiency.":[41,75],"In":[42],"this":[43],"paper,":[44],"a":[45,70,80,122,129,133],"new":[46],"design":[50,77],"called":[51],"Split":[53],"Arithmetic":[54],"Encoder":[55],"(SAE)":[56],"process":[57,62,101],"presented.":[59],"The":[60,76],"proposed":[61,100],"exploits":[63],"concurrency":[64],"to":[65],"obtain":[66],"with":[69],"lower":[71],"penalty":[72],"in":[73,105,125],"for":[79,93,98,109,132],"complete":[81],"process,":[84],"considers":[86],"system-level":[87],"issues":[88],"such":[89],"as":[90],"need":[92],"buffering.":[94],"A":[95],"architecture":[97,131],"was":[102],"developed,":[103],"realized":[104],"VHDL,":[106],"synthesized":[108],"implementation":[110],"an":[112],"Altera":[113],"field":[114],"programmable":[115],"gate":[116],"array.":[117],"Results":[118],"show,":[119],"average,":[121],"55%":[123],"improvement":[124],"processing":[126],"time":[127],"over":[128],"serial":[130],"set":[134],"sixteen":[136],"test":[137],"images.":[138]},"counts_by_year":[{"year":2012,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}