{"id":"https://openalex.org/W2126379574","doi":"https://doi.org/10.1145/1127908.1127960","title":"A design flow to optimize circuit delay by using standard cells and PLAs","display_name":"A design flow to optimize circuit delay by using standard cells and PLAs","publication_year":2006,"publication_date":"2006-04-30","ids":{"openalex":"https://openalex.org/W2126379574","doi":"https://doi.org/10.1145/1127908.1127960","mag":"2126379574"},"language":"en","primary_location":{"id":"doi:10.1145/1127908.1127960","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1127908.1127960","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 16th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102793889","display_name":"Rajesh Garg","orcid":null},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rajesh Garg","raw_affiliation_strings":["Texas A&M University, College Station, TX","Texas A&M University, College Station. TX#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Texas A&M University, College Station, TX","institution_ids":["https://openalex.org/I91045830"]},{"raw_affiliation_string":"Texas A&M University, College Station. TX#TAB#","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052133990","display_name":"M.A. de la Pena Sanchez","orcid":null},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mario Sanchez","raw_affiliation_strings":["Texas A&M University, College Station, TX","Texas A&M University, College Station. TX#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Texas A&M University, College Station, TX","institution_ids":["https://openalex.org/I91045830"]},{"raw_affiliation_string":"Texas A&M University, College Station. TX#TAB#","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012099201","display_name":"Kanupriya Gulati","orcid":null},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kanupriya Gulati","raw_affiliation_strings":["Texas A&M University, College Station, TX","Texas A&M University, College Station. TX#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Texas A&M University, College Station, TX","institution_ids":["https://openalex.org/I91045830"]},{"raw_affiliation_string":"Texas A&M University, College Station. TX#TAB#","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101552451","display_name":"Nikhil Jayakumar","orcid":null},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nikhil Jayakumar","raw_affiliation_strings":["Texas A&M University, College Station, TX","Texas A&M University, College Station. TX#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Texas A&M University, College Station, TX","institution_ids":["https://openalex.org/I91045830"]},{"raw_affiliation_string":"Texas A&M University, College Station. TX#TAB#","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101476700","display_name":"Anshul Gupta","orcid":"https://orcid.org/0000-0002-9689-9270"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Anshul Gupta","raw_affiliation_strings":["Texas A&M University, College Station, TX","Texas A&M University, College Station. TX#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Texas A&M University, College Station, TX","institution_ids":["https://openalex.org/I91045830"]},{"raw_affiliation_string":"Texas A&M University, College Station. TX#TAB#","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021685706","display_name":"Sunil P. Khatri","orcid":"https://orcid.org/0000-0001-7134-9929"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sunil P. Khatri","raw_affiliation_strings":["Texas A&M University, College Station, TX","Texas A&M University, College Station. TX#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Texas A&M University, College Station, TX","institution_ids":["https://openalex.org/I91045830"]},{"raw_affiliation_string":"Texas A&M University, College Station. TX#TAB#","institution_ids":["https://openalex.org/I91045830"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I91045830"],"apc_list":null,"apc_paid":null,"fwci":1.5679,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.8159737,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"217","last_page":"222"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.8451970815658569},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6732021570205688},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6689212322235107},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.6687178015708923},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.5659407377243042},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5084637403488159},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4613933563232422},{"id":"https://openalex.org/keywords/flow","display_name":"Flow (mathematics)","score":0.4515482783317566},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.4482184648513794},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4342288672924042},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.4305473566055298},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4139890670776367},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4036892354488373},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3336191773414612},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.33010774850845337},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3088783621788025},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.29954665899276733},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.22826096415519714},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.18167883157730103},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1580900251865387},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1413186490535736},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09940198063850403}],"concepts":[{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.8451970815658569},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6732021570205688},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6689212322235107},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.6687178015708923},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.5659407377243042},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5084637403488159},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4613933563232422},{"id":"https://openalex.org/C38349280","wikidata":"https://www.wikidata.org/wiki/Q1434290","display_name":"Flow (mathematics)","level":2,"score":0.4515482783317566},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.4482184648513794},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4342288672924042},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.4305473566055298},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4139890670776367},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4036892354488373},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3336191773414612},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.33010774850845337},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3088783621788025},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.29954665899276733},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.22826096415519714},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.18167883157730103},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1580900251865387},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1413186490535736},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09940198063850403},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1127908.1127960","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1127908.1127960","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 16th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W32726193","https://openalex.org/W1492192095","https://openalex.org/W1507269286","https://openalex.org/W1511688816","https://openalex.org/W1546109728","https://openalex.org/W1548459443","https://openalex.org/W2052652173","https://openalex.org/W2105761964","https://openalex.org/W2111250994","https://openalex.org/W2120791397","https://openalex.org/W2124786832","https://openalex.org/W2147648864","https://openalex.org/W2151015077","https://openalex.org/W2154941994","https://openalex.org/W2162002393","https://openalex.org/W2167099589","https://openalex.org/W3172772885","https://openalex.org/W6676803745","https://openalex.org/W6678631210"],"related_works":["https://openalex.org/W2171793444","https://openalex.org/W2743305891","https://openalex.org/W2376028644","https://openalex.org/W3205162826","https://openalex.org/W2151657833","https://openalex.org/W4321510758","https://openalex.org/W2070693700","https://openalex.org/W1596716095","https://openalex.org/W2110346573","https://openalex.org/W1965232212"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,8,20,26,46,51,61,99,105,134,138],"design":[4,87,96],"flow":[5],"that":[6,118],"optimizes":[7],"standard":[9,84,114],"cell":[10,85],"based":[11,28,86,131],"circuit":[12,29],"for":[13,54],"performance":[14],"by":[15],"implementing":[16],"critical":[17,36,75],"paths":[18,37,76],"in":[19,64,128],"Programmable":[21],"Logic":[22],"Array":[23],"(PLA).":[24],"Given":[25],"standard-cell":[27],"as":[30,66,79],"input,":[31],"our":[32,121],"approach":[33,122],"iteratively":[34],"extracts":[35],"from":[38],"this":[39],"circuit,":[40],"which":[41,101,110],"are":[42,50,69,77],"then":[43],"implemented":[44,103,112],"using":[45,104,113],"PLA":[47],"circuit.":[48],"PLAs":[49],"good":[52],"candidate":[53],"such":[55],"an":[56],"approach,":[57],"since":[58],"they":[59],"exhibit":[60],"gradual":[62],"increase":[63],"delay":[65,132],"additional":[67],"vectors":[68],"added.":[70],"In":[71],"subsequent":[72],"iterations,":[73],"these":[74],"treated":[78],"don't":[80],"cares,":[81],"allowing":[82],"the":[83,129],"to":[88],"be":[89],"simplified":[90],"after":[91],"each":[92],"iteration.":[93],"The":[94],"final":[95],"consists":[97],"of":[98,133,142],"portion":[100,109],"is":[102,111],"PLA,":[106],"and":[107],"another":[108],"cells.":[115],"We":[116],"demonstrate":[117],"on":[119],"average,":[120],"can":[123],"achieve":[124],"about":[125],"22.5%":[126],"improvement":[127,141],"SPICE":[130],"design,":[135],"along":[136],"with":[137],"placed-and-routed":[139],"area":[140],"11%.":[143]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}