{"id":"https://openalex.org/W2147471190","doi":"https://doi.org/10.1145/1127908.1127957","title":"Implementation analysis of NoC","display_name":"Implementation analysis of NoC","publication_year":2006,"publication_date":"2006-04-30","ids":{"openalex":"https://openalex.org/W2147471190","doi":"https://doi.org/10.1145/1127908.1127957","mag":"2147471190"},"language":"en","primary_location":{"id":"doi:10.1145/1127908.1127957","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1127908.1127957","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 16th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006172044","display_name":"Sergio V. Tota","orcid":null},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Sergio Tota","raw_affiliation_strings":["Politecnico di Torino/CERCOM, Torino, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Torino/CERCOM, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036528695","display_name":"Mario R. Casu","orcid":"https://orcid.org/0000-0002-1026-0178"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Mario R. Casu","raw_affiliation_strings":["Politecnico di Torino/CERCOM, Torino, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Torino/CERCOM, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052069851","display_name":"L. Macchiarulo","orcid":"https://orcid.org/0009-0004-1141-0344"},"institutions":[{"id":"https://openalex.org/I117965899","display_name":"University of Hawai\u02bbi at M\u0101noa","ror":"https://ror.org/01wspgy28","country_code":"US","type":"education","lineage":["https://openalex.org/I117965899"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Luca Macchiarulo","raw_affiliation_strings":["University of Hawaii at Manoa, Honolulu, HI","University Of Hawaii at Manoa, Honolulu, HI#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Hawaii at Manoa, Honolulu, HI","institution_ids":["https://openalex.org/I117965899"]},{"raw_affiliation_string":"University Of Hawaii at Manoa, Honolulu, HI#TAB#","institution_ids":["https://openalex.org/I117965899"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":36,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"204","last_page":"209"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9950000047683716,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/wormhole","display_name":"Wormhole","score":0.8798693418502808},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.8704820871353149},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.720954954624176},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6869734525680542},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.658929705619812},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.6564481258392334},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.6345782279968262},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.6209074258804321},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.5581242442131042},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5034703612327576},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.48854121565818787},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4639553427696228},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4455740749835968},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.43858325481414795},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3790138065814972},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.19123029708862305},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12068083882331848}],"concepts":[{"id":"https://openalex.org/C29013271","wikidata":"https://www.wikidata.org/wiki/Q7544","display_name":"Wormhole","level":2,"score":0.8798693418502808},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.8704820871353149},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.720954954624176},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6869734525680542},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.658929705619812},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.6564481258392334},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.6345782279968262},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.6209074258804321},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.5581242442131042},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5034703612327576},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.48854121565818787},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4639553427696228},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4455740749835968},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.43858325481414795},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3790138065814972},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.19123029708862305},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12068083882331848},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1127908.1127957","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1127908.1127957","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 16th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1844553361","https://openalex.org/W2040412273","https://openalex.org/W2098156582","https://openalex.org/W2104674486","https://openalex.org/W2154323564","https://openalex.org/W2154597023","https://openalex.org/W2160642395","https://openalex.org/W2167985917","https://openalex.org/W2814428103","https://openalex.org/W2911766513"],"related_works":["https://openalex.org/W4281711577","https://openalex.org/W2106200299","https://openalex.org/W2178653557","https://openalex.org/W2540211551","https://openalex.org/W2994908368","https://openalex.org/W1975982080","https://openalex.org/W2144357574","https://openalex.org/W4230458348","https://openalex.org/W1966325333","https://openalex.org/W3198758847"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"to":[3],"tackle":[4],"Networks-on-chip":[5],"design":[6],"for":[7,62],"MPSoC":[8],"on":[9,73],"the":[10,19,34,53,81],"assumption":[11],"that":[12,52],"area":[13],"and":[14,25,36,41,59,65],"power":[15],"overhead":[16],"control":[17],"is":[18,28,50,57,77],"primary":[20],"goal.":[21],"Analysis":[22],"of":[23],"topologies":[24],"routing":[26],"strategies":[27],"performed":[29],"by":[30,71],"comparing":[31],"two":[32],"approaches,":[33],"wormhole":[35,82],"hot":[37,54],"potato,":[38],"both":[39,63],"theoretically":[40],"using":[42],"real":[43,74],"synthesized":[44],"data":[45],"in":[46],"0.13\u03bcm":[47],"technology.":[48],"It":[49],"shown":[51],"potato":[55],"solution":[56],"competitive":[58],"possibly":[60],"better":[61],"occupation":[64],"dissipation,":[66],"while":[67],"its":[68],"performance,":[69],"measured":[70],"simulation":[72],"multiprocessor":[75],"traces,":[76],"not":[78],"worse":[79],"than":[80],"case.":[83]},"counts_by_year":[{"year":2018,"cited_by_count":3},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":5}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}