{"id":"https://openalex.org/W2170153960","doi":"https://doi.org/10.1145/1127908.1127927","title":"Dominator-based partitioning for delay optimization","display_name":"Dominator-based partitioning for delay optimization","publication_year":2006,"publication_date":"2006-04-30","ids":{"openalex":"https://openalex.org/W2170153960","doi":"https://doi.org/10.1145/1127908.1127927","mag":"2170153960"},"language":"en","primary_location":{"id":"doi:10.1145/1127908.1127927","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1127908.1127927","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 16th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084806540","display_name":"David Ba\u00f1eres","orcid":"https://orcid.org/0000-0002-0380-1319"},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"David Ba\u00f1eres","raw_affiliation_strings":["University Polit\u00e8cnica de Catalunya, Barcelona, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University Polit\u00e8cnica de Catalunya, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031451250","display_name":"Jordi Cortadella","orcid":"https://orcid.org/0000-0001-8114-250X"},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Jordi Cortadella","raw_affiliation_strings":["University Polit\u00e8cnica de Catalunya, Barcelona, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University Polit\u00e8cnica de Catalunya, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110756486","display_name":"Mike Kishinevsky","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mike Kishinevsky","raw_affiliation_strings":["Intel Corp., Hillsboro, OR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corp., Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"67","last_page":"72"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.785334587097168},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7521215677261353},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5161439180374146},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5011205673217773},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.48253127932548523},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.48135143518447876},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.37643730640411377},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.34076085686683655},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.27771490812301636}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.785334587097168},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7521215677261353},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5161439180374146},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5011205673217773},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.48253127932548523},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.48135143518447876},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.37643730640411377},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.34076085686683655},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.27771490812301636},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1127908.1127927","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1127908.1127927","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 16th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.100.666","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.100.666","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.lsi.upc.edu/~jordicf/gavina/BIB/files/glvlsi06.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W1511688816","https://openalex.org/W1548459443","https://openalex.org/W1839615380","https://openalex.org/W1988118342","https://openalex.org/W2058702778","https://openalex.org/W2109769138","https://openalex.org/W2111379929","https://openalex.org/W2112469261","https://openalex.org/W2114242761","https://openalex.org/W2120970098","https://openalex.org/W2141633832","https://openalex.org/W2142685136","https://openalex.org/W2143021572","https://openalex.org/W2148750424","https://openalex.org/W2148896501","https://openalex.org/W2153871724","https://openalex.org/W2155779679","https://openalex.org/W2157661053","https://openalex.org/W2158695982","https://openalex.org/W2164371879","https://openalex.org/W2164832473","https://openalex.org/W2165643425","https://openalex.org/W2170095699","https://openalex.org/W2536586133","https://openalex.org/W2537835148","https://openalex.org/W4235795871","https://openalex.org/W6630623413","https://openalex.org/W6681659183"],"related_works":["https://openalex.org/W4401278057","https://openalex.org/W1966764473","https://openalex.org/W2098419840","https://openalex.org/W2121963733","https://openalex.org/W2789349722","https://openalex.org/W1977171228","https://openalex.org/W2102927888","https://openalex.org/W4249951793","https://openalex.org/W2766377030","https://openalex.org/W2170504327"],"abstract_inverted_index":{"Most":[0],"of":[1,53,58],"the":[2],"logic":[3,33,47,69],"synthesis":[4,48],"algorithms":[5],"are":[6,25],"not":[7,26],"scalable":[8,75],"for":[9,13,29,50,68,79],"large":[10,54],"networks":[11],"and,":[12],"this":[14],"reason,":[15],"partitioning":[16,23,44,100],"is":[17,60,82,102],"often":[18],"applied.":[19],"However":[20],"traditional":[21],"mincut-based":[22,99],"techniques":[24,49],"always":[27],"suitable":[28,67],"delay":[30,51,80],"and":[31,45,76,84],"area":[32],"optimizations.":[34],"The":[35,56],"paper":[36],"presents":[37],"an":[38],"approach":[39],"that":[40],"uses":[41],"a":[42,72,74,97],"dominator-based":[43],"conventional":[46],"optimization":[52,81],"networks.":[55],"calculation":[57],"dominators":[59],"crucial":[61],"to":[62,91],"find":[63],"topologically":[64],"ordered":[65],"clusters":[66],"restructuring.":[70],"As":[71],"result,":[73],"efficient":[77],"strategy":[78],"proposed":[83],"evaluated,":[85],"showing":[86],"tangible":[87],"improvements":[88],"with":[89,96],"respect":[90],"existing":[92],"techniques.":[93],"A":[94],"comparison":[95],"standard":[98],"technique":[101],"also":[103],"presented.":[104]},"counts_by_year":[{"year":2016,"cited_by_count":2},{"year":2014,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}