{"id":"https://openalex.org/W2061741732","doi":"https://doi.org/10.1145/1127577.1127588","title":"Profiling of parallel processing programs on shared memory multiprocessors using Simics","display_name":"Profiling of parallel processing programs on shared memory multiprocessors using Simics","publication_year":2005,"publication_date":"2005-12-01","ids":{"openalex":"https://openalex.org/W2061741732","doi":"https://doi.org/10.1145/1127577.1127588","mag":"2061741732"},"language":"en","primary_location":{"id":"doi:10.1145/1127577.1127588","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1127577.1127588","pdf_url":null,"source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010192015","display_name":"Nikrouz Faroughi","orcid":null},"institutions":[{"id":"https://openalex.org/I43522216","display_name":"California State University, Sacramento","ror":"https://ror.org/03e26wv14","country_code":"US","type":"education","lineage":["https://openalex.org/I43522216"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Nikrouz Faroughi","raw_affiliation_strings":["Sacramento State University, Sacramento, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sacramento State University, Sacramento, CA","institution_ids":["https://openalex.org/I43522216"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5010192015"],"corresponding_institution_ids":["https://openalex.org/I43522216"],"apc_list":null,"apc_paid":null,"fwci":0.2605,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.5836474,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"33","issue":"5","first_page":"51","last_page":"56"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8115670680999756},{"id":"https://openalex.org/keywords/profiling","display_name":"Profiling (computer programming)","score":0.6910359263420105},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6250669360160828},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6160072684288025},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.5840649604797363},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.4674322009086609},{"id":"https://openalex.org/keywords/non-uniform-memory-access","display_name":"Non-uniform memory access","score":0.4373367428779602},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.43361443281173706},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.4334401786327362},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3882800340652466},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.38765639066696167},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.375308632850647},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35414397716522217}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8115670680999756},{"id":"https://openalex.org/C187191949","wikidata":"https://www.wikidata.org/wiki/Q1138496","display_name":"Profiling (computer programming)","level":2,"score":0.6910359263420105},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6250669360160828},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6160072684288025},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.5840649604797363},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.4674322009086609},{"id":"https://openalex.org/C133371097","wikidata":"https://www.wikidata.org/wiki/Q868014","display_name":"Non-uniform memory access","level":5,"score":0.4373367428779602},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.43361443281173706},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.4334401786327362},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3882800340652466},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.38765639066696167},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.375308632850647},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35414397716522217}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1127577.1127588","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1127577.1127588","pdf_url":null,"source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1485099946","https://openalex.org/W1575350781","https://openalex.org/W1733564367","https://openalex.org/W1980728684","https://openalex.org/W2120635877","https://openalex.org/W2126754925","https://openalex.org/W2140928152","https://openalex.org/W2300714904","https://openalex.org/W4239726226"],"related_works":["https://openalex.org/W2247651031","https://openalex.org/W254684032","https://openalex.org/W2064535526","https://openalex.org/W2105141138","https://openalex.org/W3013030161","https://openalex.org/W2500568371","https://openalex.org/W2066031586","https://openalex.org/W2363750085","https://openalex.org/W1848192231","https://openalex.org/W2781952239"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3],"introduction":[4],"to":[5],"Simics'":[6],"capabilities":[7],"for":[8],"source":[9],"program":[10],"instrumentation,":[11],"shared":[12],"memory":[13,18,21,25],"multiprocessor":[14],"system":[15],"simulation,":[16,19],"cache":[17,20,24],"profiling,":[22],"and":[23],"profiler":[26],"control":[27],"through":[28],"Python":[29],"functions.":[30],"The":[31],"profiled":[32],"data":[33],"is":[34],"also":[35],"analyzed.":[36]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}