{"id":"https://openalex.org/W2143670137","doi":"https://doi.org/10.1145/1127577.1127586","title":"Using Pin as a memory reference generator for multiprocessor simulation","display_name":"Using Pin as a memory reference generator for multiprocessor simulation","publication_year":2005,"publication_date":"2005-12-01","ids":{"openalex":"https://openalex.org/W2143670137","doi":"https://doi.org/10.1145/1127577.1127586","mag":"2143670137"},"language":"en","primary_location":{"id":"doi:10.1145/1127577.1127586","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1127577.1127586","pdf_url":null,"source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019650077","display_name":"Collin McCurdy","orcid":null},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Collin McCurdy","raw_affiliation_strings":["University of Wisconsin--Madison","University of Wisconsin, Madison"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Wisconsin--Madison","institution_ids":["https://openalex.org/I135310074"]},{"raw_affiliation_string":"University of Wisconsin, Madison","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111946199","display_name":"Charles N. Fischer","orcid":null},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Charles Fischer","raw_affiliation_strings":["University of Wisconsin--Madison","University of Wisconsin, Madison"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Wisconsin--Madison","institution_ids":["https://openalex.org/I135310074"]},{"raw_affiliation_string":"University of Wisconsin, Madison","institution_ids":["https://openalex.org/I135310074"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I135310074"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":{"value":0.20464816,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"33","issue":"5","first_page":"39","last_page":"44"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/uniprocessor-system","display_name":"Uniprocessor system","score":0.8561753034591675},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8158290386199951},{"id":"https://openalex.org/keywords/semaphore","display_name":"Semaphore","score":0.7448235154151917},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.7442535161972046},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6137984991073608},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.46733105182647705},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.4643092155456543},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3940121829509735},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.391196072101593},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.2666359841823578},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.22268691658973694},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.17076727747917175}],"concepts":[{"id":"https://openalex.org/C79189994","wikidata":"https://www.wikidata.org/wiki/Q3488021","display_name":"Uniprocessor system","level":3,"score":0.8561753034591675},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8158290386199951},{"id":"https://openalex.org/C95203288","wikidata":"https://www.wikidata.org/wiki/Q221682","display_name":"Semaphore","level":2,"score":0.7448235154151917},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.7442535161972046},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6137984991073608},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.46733105182647705},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.4643092155456543},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3940121829509735},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.391196072101593},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.2666359841823578},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.22268691658973694},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.17076727747917175},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1127577.1127586","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1127577.1127586","pdf_url":null,"source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.529.513","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.529.513","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://ft.ornl.gov/~cmccurdy/papers/wbia05.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G1645119126","display_name":null,"funder_award_id":"AC05-00OR22725","funder_id":"https://openalex.org/F4320306084","funder_display_name":"U.S. Department of Energy"},{"id":"https://openalex.org/G203625172","display_name":null,"funder_award_id":"DE--AC05--00OR22725","funder_id":"https://openalex.org/F4320306084","funder_display_name":"U.S. Department of Energy"},{"id":"https://openalex.org/G2988778103","display_name":null,"funder_award_id":"DE-AC05?","funder_id":"https://openalex.org/F4320306084","funder_display_name":"U.S. Department of Energy"},{"id":"https://openalex.org/G313676650","display_name":null,"funder_award_id":"DEAC05-00OR22725","funder_id":"https://openalex.org/F4320316892","funder_display_name":"UT-Battelle"},{"id":"https://openalex.org/G4423657506","display_name":null,"funder_award_id":"AC05-00OR22725","funder_id":"https://openalex.org/F4320338287","funder_display_name":"Oak Ridge National Laboratory"},{"id":"https://openalex.org/G5726405315","display_name":null,"funder_award_id":"DE-AC05","funder_id":"https://openalex.org/F4320306250","funder_display_name":"Battelle"},{"id":"https://openalex.org/G6129992089","display_name":null,"funder_award_id":"DE-AC05-","funder_id":"https://openalex.org/F4320316892","funder_display_name":"UT-Battelle"},{"id":"https://openalex.org/G675320460","display_name":null,"funder_award_id":"DE-AC05-00OR22725","funder_id":"https://openalex.org/F4320338287","funder_display_name":"Oak Ridge National Laboratory"},{"id":"https://openalex.org/G8906985441","display_name":null,"funder_award_id":"00OR22725","funder_id":"https://openalex.org/F4320306084","funder_display_name":"U.S. Department of Energy"},{"id":"https://openalex.org/G8943143067","display_name":null,"funder_award_id":"AC05-00OR22725","funder_id":"https://openalex.org/F4320316892","funder_display_name":"UT-Battelle"},{"id":"https://openalex.org/G909711816","display_name":null,"funder_award_id":"DE-AC0500OR22725","funder_id":"https://openalex.org/F4320306250","funder_display_name":"Battelle"}],"funders":[{"id":"https://openalex.org/F4320306084","display_name":"U.S. Department of Energy","ror":"https://ror.org/01bj3aw27"},{"id":"https://openalex.org/F4320306250","display_name":"Battelle","ror":"https://ror.org/01h5tnr73"},{"id":"https://openalex.org/F4320312143","display_name":"National Centre for Supercomputing Applications","ror":"https://ror.org/03r10zj06"},{"id":"https://openalex.org/F4320316892","display_name":"UT-Battelle","ror":"https://ror.org/04nza6677"},{"id":"https://openalex.org/F4320338287","display_name":"Oak Ridge National Laboratory","ror":"https://ror.org/01qz5mb56"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W106099067","https://openalex.org/W1789713128","https://openalex.org/W1986535055","https://openalex.org/W1994270484","https://openalex.org/W2018352428","https://openalex.org/W2095703264","https://openalex.org/W2134633067","https://openalex.org/W4211102632","https://openalex.org/W4239813889"],"related_works":["https://openalex.org/W48859307","https://openalex.org/W1485698457","https://openalex.org/W1579918296","https://openalex.org/W2143670137","https://openalex.org/W2096329363","https://openalex.org/W9921458","https://openalex.org/W4233678979","https://openalex.org/W2064160348","https://openalex.org/W2161957081","https://openalex.org/W4247561796"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"we":[3,6],"describe":[4,58,78],"how":[5],"have":[7,25],"used":[8],"Pin":[9],"to":[10,29,68,80,83],"generate":[11],"a":[12,19,22,59],"multithreaded":[13,51],"reference":[14,97],"stream":[15],"for":[16],"simulation":[17],"of":[18,37,50,62,88,95,112,120],"multiprocessor":[20,55],"on":[21,47,54,117],"uniprocessor.":[23],"We":[24,76],"taken":[26],"special":[27],"care":[28],"model":[30,84],"as":[31,33],"accurately":[32],"possible":[34],"the":[35,48,63,74,85,89,93,110,118,121],"effects":[36],"cache":[38],"coherence":[39],"protocol":[40],"state,":[41],"and":[42,44,73],"lock":[43],"barrier":[45],"synchronization":[46],"performance":[49,119],"applications":[52],"running":[53],"hardware.We":[56],"first":[57],"simplified":[60],"version":[61],"algorithm,":[64],"which":[65],"uses":[66],"semaphores":[67,113],"synchronize":[69],"instrumented":[70],"application":[71],"threads":[72],"simulator.":[75,122],"then":[77],"modifications":[79],"that":[81,91],"algorithm":[82],"microarchitectural":[86],"features":[87],"Itanium2":[90],"affect":[92],"timing":[94],"memory":[96],"issue.":[98],"An":[99],"experimental":[100],"evaluation":[101],"determines":[102],"that,":[103],"while":[104],"our":[105],"methods":[106],"enable":[107],"accurate":[108],"simulation,":[109],"use":[111],"has":[114],"negative":[115],"impact":[116]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":3},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":2}],"updated_date":"2026-08-06T08:24:18.245995","created_date":"2025-10-10T00:00:00"}