{"id":"https://openalex.org/W1996148877","doi":"https://doi.org/10.1145/1127577.1127580","title":"The Camino Compiler infrastructure","display_name":"The Camino Compiler infrastructure","publication_year":2005,"publication_date":"2005-12-01","ids":{"openalex":"https://openalex.org/W1996148877","doi":"https://doi.org/10.1145/1127577.1127580","mag":"1996148877"},"language":"en","primary_location":{"id":"doi:10.1145/1127577.1127580","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1127577.1127580","pdf_url":null,"source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101423312","display_name":"Chunling Hu","orcid":"https://orcid.org/0000-0002-1601-5413"},"institutions":[{"id":"https://openalex.org/I102322142","display_name":"Rutgers, The State University of New Jersey","ror":"https://ror.org/05vt9qd57","country_code":"US","type":"education","lineage":["https://openalex.org/I102322142"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chunling Hu","raw_affiliation_strings":["Rutgers University, Piscataway, NJ"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Rutgers University, Piscataway, NJ","institution_ids":["https://openalex.org/I102322142"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027567020","display_name":"John B.P. McCabe","orcid":null},"institutions":[{"id":"https://openalex.org/I102322142","display_name":"Rutgers, The State University of New Jersey","ror":"https://ror.org/05vt9qd57","country_code":"US","type":"education","lineage":["https://openalex.org/I102322142"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"John McCabe","raw_affiliation_strings":["Rutgers University, Piscataway, NJ"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Rutgers University, Piscataway, NJ","institution_ids":["https://openalex.org/I102322142"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100612822","display_name":"Daniel A. Jim\u00e9nez","orcid":"https://orcid.org/0000-0001-5658-4883"},"institutions":[{"id":"https://openalex.org/I102322142","display_name":"Rutgers, The State University of New Jersey","ror":"https://ror.org/05vt9qd57","country_code":"US","type":"education","lineage":["https://openalex.org/I102322142"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Daniel A. Jim\u00e9nez","raw_affiliation_strings":["Rutgers University, Piscataway, NJ"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Rutgers University, Piscataway, NJ","institution_ids":["https://openalex.org/I102322142"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5085514077","display_name":"Ulrich Kremer","orcid":"https://orcid.org/0000-0002-0713-578X"},"institutions":[{"id":"https://openalex.org/I102322142","display_name":"Rutgers, The State University of New Jersey","ror":"https://ror.org/05vt9qd57","country_code":"US","type":"education","lineage":["https://openalex.org/I102322142"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ulrich Kremer","raw_affiliation_strings":["Rutgers University, Piscataway, NJ"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Rutgers University, Piscataway, NJ","institution_ids":["https://openalex.org/I102322142"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I102322142"],"apc_list":null,"apc_paid":null,"fwci":0.5211,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.67284338,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"33","issue":"5","first_page":"3","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8306339979171753},{"id":"https://openalex.org/keywords/x86","display_name":"x86","score":0.8200523853302002},{"id":"https://openalex.org/keywords/profiling","display_name":"Profiling (computer programming)","score":0.8054379820823669},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.7693153619766235},{"id":"https://openalex.org/keywords/testbed","display_name":"Testbed","score":0.5593234300613403},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5153209567070007},{"id":"https://openalex.org/keywords/interprocedural-optimization","display_name":"Interprocedural optimization","score":0.42900437116622925},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.40112319588661194},{"id":"https://openalex.org/keywords/optimizing-compiler","display_name":"Optimizing compiler","score":0.39799919724464417},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3294610381126404},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.16860640048980713},{"id":"https://openalex.org/keywords/loop-optimization","display_name":"Loop optimization","score":0.11586326360702515},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.08668956160545349}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8306339979171753},{"id":"https://openalex.org/C170723468","wikidata":"https://www.wikidata.org/wiki/Q182933","display_name":"x86","level":3,"score":0.8200523853302002},{"id":"https://openalex.org/C187191949","wikidata":"https://www.wikidata.org/wiki/Q1138496","display_name":"Profiling (computer programming)","level":2,"score":0.8054379820823669},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.7693153619766235},{"id":"https://openalex.org/C31395832","wikidata":"https://www.wikidata.org/wiki/Q1318674","display_name":"Testbed","level":2,"score":0.5593234300613403},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5153209567070007},{"id":"https://openalex.org/C111564260","wikidata":"https://www.wikidata.org/wiki/Q4288856","display_name":"Interprocedural optimization","level":5,"score":0.42900437116622925},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.40112319588661194},{"id":"https://openalex.org/C190902152","wikidata":"https://www.wikidata.org/wiki/Q1325106","display_name":"Optimizing compiler","level":3,"score":0.39799919724464417},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3294610381126404},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.16860640048980713},{"id":"https://openalex.org/C29331672","wikidata":"https://www.wikidata.org/wiki/Q3354468","display_name":"Loop optimization","level":4,"score":0.11586326360702515},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.08668956160545349}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1127577.1127580","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1127577.1127580","pdf_url":null,"source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.131.6046","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.131.6046","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://paul.rutgers.edu/~jomccabe/pubs/wbia2005.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.6100000143051147,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1989773959","https://openalex.org/W2004976090","https://openalex.org/W2017276153","https://openalex.org/W2021954323","https://openalex.org/W2031644261","https://openalex.org/W2047226031","https://openalex.org/W2098010163","https://openalex.org/W2100045639","https://openalex.org/W2126258136","https://openalex.org/W2134633067","https://openalex.org/W2153456949","https://openalex.org/W4229969610","https://openalex.org/W4238566657","https://openalex.org/W4239813889"],"related_works":["https://openalex.org/W4246454774","https://openalex.org/W2083681681","https://openalex.org/W2053033210","https://openalex.org/W4220800565","https://openalex.org/W2091689272","https://openalex.org/W1488300410","https://openalex.org/W1597127505","https://openalex.org/W2002505081","https://openalex.org/W2535844943","https://openalex.org/W2577630842"],"abstract_inverted_index":{"This":[0],"paper":[1],"introduces":[2],"the":[3,70,100],"Camino":[4,7,64,78],"Compiler":[5,72],"Infrastructure.":[6],"implements":[8],"several":[9],"types":[10],"of":[11,47,77],"profiling,":[12,18,21],"including":[13],"basic":[14],"block":[15],"counts,":[16],"edge":[17],"interprocedural":[19],"path":[20],"and":[22,35,55,94],"a":[23,29,44,67,83],"special":[24],"technique":[25],"that":[26],"allows":[27],"using":[28],"SimPoint-like":[30],"methodology":[31],"to":[32,80],"do":[33],"efficient":[34],"precise":[36],"fine-grained":[37],"power":[38,93],"behavior":[39],"characterization.":[40],"It":[41,97],"also":[42],"supports":[43,99],"growing":[45],"set":[46],"code":[48],"placement":[49],"optimizations":[50,89],"such":[51],"as":[52,66,82,90,92],"branch":[53],"alignment":[54],"pattern":[56],"history":[57],"table":[58],"partitioning.":[59],"In":[60],"its":[61],"current":[62],"implementation,":[63],"works":[65],"post-processor":[68],"for":[69,85],"Gnu":[71],"Collection":[73],"(GCC).":[74],"The":[75],"goal":[76],"is":[79],"serve":[81],"testbed":[84],"various":[86],"low-level":[87],"performance":[88],"well":[91],"energy":[95],"optimizations.":[96],"currently":[98],"x86":[101],"instruction":[102],"set.":[103]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}