{"id":"https://openalex.org/W1997134428","doi":"https://doi.org/10.1145/1124713.1124726","title":"Two-layer bus routing for high-speed printed circuit boards","display_name":"Two-layer bus routing for high-speed printed circuit boards","publication_year":2006,"publication_date":"2006-01-01","ids":{"openalex":"https://openalex.org/W1997134428","doi":"https://doi.org/10.1145/1124713.1124726","mag":"1997134428"},"language":"en","primary_location":{"id":"doi:10.1145/1124713.1124726","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1124713.1124726","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103071783","display_name":"Muhammet Mustafa \u00d6zdal","orcid":"https://orcid.org/0000-0002-6239-9622"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Muhammet Mustafa Ozdal","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR","Intel Corporation, Hillsboro, OR#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053378706","display_name":"Martin D. F. Wong","orcid":"https://orcid.org/0000-0001-8274-9688"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Martin D. F. Wong","raw_affiliation_strings":["University of Illinois at Urbana-Champaign, Urbana, IL","[University of Illinois at Urbana-Champaign,Urbana,IL]"],"affiliations":[{"raw_affiliation_string":"University of Illinois at Urbana-Champaign, Urbana, IL","institution_ids":["https://openalex.org/I157725225"]},{"raw_affiliation_string":"[University of Illinois at Urbana-Champaign,Urbana,IL]","institution_ids":["https://openalex.org/I157725225"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5103071783"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.3761,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.63181432,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"11","issue":"1","first_page":"213","last_page":"227"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8222829699516296},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7576448917388916},{"id":"https://openalex.org/keywords/equal-cost-multi-path-routing","display_name":"Equal-cost multi-path routing","score":0.5267623662948608},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.518839955329895},{"id":"https://openalex.org/keywords/static-routing","display_name":"Static routing","score":0.4812155067920685},{"id":"https://openalex.org/keywords/network-routing","display_name":"Network routing","score":0.4683135449886322},{"id":"https://openalex.org/keywords/track","display_name":"Track (disk drive)","score":0.4572008550167084},{"id":"https://openalex.org/keywords/extension","display_name":"Extension (predicate logic)","score":0.4503518342971802},{"id":"https://openalex.org/keywords/link-state-routing-protocol","display_name":"Link-state routing protocol","score":0.4433332681655884},{"id":"https://openalex.org/keywords/multipath-routing","display_name":"Multipath routing","score":0.4360799789428711},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.36771342158317566},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3530597686767578},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.256408154964447},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.14674466848373413}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8222829699516296},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7576448917388916},{"id":"https://openalex.org/C115443555","wikidata":"https://www.wikidata.org/wiki/Q5367790","display_name":"Equal-cost multi-path routing","level":5,"score":0.5267623662948608},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.518839955329895},{"id":"https://openalex.org/C204948658","wikidata":"https://www.wikidata.org/wiki/Q1119410","display_name":"Static routing","level":4,"score":0.4812155067920685},{"id":"https://openalex.org/C2983435990","wikidata":"https://www.wikidata.org/wiki/Q22725","display_name":"Network routing","level":3,"score":0.4683135449886322},{"id":"https://openalex.org/C89992363","wikidata":"https://www.wikidata.org/wiki/Q5961558","display_name":"Track (disk drive)","level":2,"score":0.4572008550167084},{"id":"https://openalex.org/C2778029271","wikidata":"https://www.wikidata.org/wiki/Q5421931","display_name":"Extension (predicate logic)","level":2,"score":0.4503518342971802},{"id":"https://openalex.org/C89305328","wikidata":"https://www.wikidata.org/wiki/Q1755411","display_name":"Link-state routing protocol","level":4,"score":0.4433332681655884},{"id":"https://openalex.org/C76522221","wikidata":"https://www.wikidata.org/wiki/Q5035396","display_name":"Multipath routing","level":5,"score":0.4360799789428711},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.36771342158317566},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3530597686767578},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.256408154964447},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.14674466848373413},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1124713.1124726","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1124713.1124726","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1523409994","https://openalex.org/W1578824783","https://openalex.org/W1964709695","https://openalex.org/W1983206124","https://openalex.org/W1987980734","https://openalex.org/W2003302587","https://openalex.org/W2097774291","https://openalex.org/W2103741020","https://openalex.org/W2123094965","https://openalex.org/W2125266303","https://openalex.org/W2128237591","https://openalex.org/W2136630977","https://openalex.org/W2139637699","https://openalex.org/W2143827795","https://openalex.org/W2144483873","https://openalex.org/W2144677702","https://openalex.org/W2151511941","https://openalex.org/W2151807819","https://openalex.org/W2160474882","https://openalex.org/W2535919346","https://openalex.org/W2752885492","https://openalex.org/W4299584423"],"related_works":["https://openalex.org/W2181601090","https://openalex.org/W2108305519","https://openalex.org/W2068473861","https://openalex.org/W1971663816","https://openalex.org/W3127002380","https://openalex.org/W2369989480","https://openalex.org/W2607223747","https://openalex.org/W2124642421","https://openalex.org/W2361465121","https://openalex.org/W2030786877"],"abstract_inverted_index":{"The":[0,106,133],"increasing":[1],"clock":[2],"frequencies":[3],"in":[4,148],"high-end":[5],"industrial":[6],"circuits":[7],"bring":[8],"new":[9],"routing":[10,29,46,70,112],"challenges":[11],"that":[12,55,73],"cannot":[13],"be":[14,101],"handled":[15],"by":[16],"traditional":[17],"algorithms.":[18],"An":[19],"important":[20],"design":[21],"automation":[22],"problem":[23],"for":[24,45,110],"high-speed":[25],"boards":[26],"today":[27],"is":[28,77,85,113],"nets":[30,99,121],"within":[31],"tight":[32],"minimum":[33],"and":[34,93,153],"maximum":[35,74],"length":[36,57,64,80,128],"bounds.":[37],"In":[38],"this":[39,145],"article,":[40],"we":[41,108],"propose":[42,109],"an":[43],"algorithm":[44,62,107,146],"bus":[47],"structures":[48],"between":[49],"components":[50],"on":[51,103,130],"two":[52],"layers":[53],"such":[54],"all":[56],"constraints":[58],"are":[59],"satisfied.":[60],"This":[61],"handles":[63],"extension":[65,129],"simultaneously":[66],"during":[67,79],"the":[68,95,117,124,142],"actual":[69],"process":[71,87],"so":[72],"resource":[75],"utilization":[76],"achieved":[78],"extension.":[81],"Our":[82],"approach":[83],"here":[84],"to":[86,100,115],"one":[88,131],"track":[89],"at":[90],"a":[91,137],"time,":[92],"choose":[94],"best":[96],"subset":[97,119],"of":[98,120,144,150],"routed":[102],"each":[104],"track.":[105,132],"single-track":[111],"guaranteed":[114],"find":[116],"optimal":[118,125],"together":[122],"with":[123,127,136],"solution":[126,151],"experimental":[134],"comparison":[135],"recently":[138],"proposed":[139],"technique":[140],"shows":[141],"effectiveness":[143],"both":[147],"terms":[149],"quality":[152],"run-time.":[154]},"counts_by_year":[{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}