{"id":"https://openalex.org/W2067555839","doi":"https://doi.org/10.1145/1123008.1123044","title":"Clock tree design challenges for robust and low power design","display_name":"Clock tree design challenges for robust and low power design","publication_year":2006,"publication_date":"2006-04-09","ids":{"openalex":"https://openalex.org/W2067555839","doi":"https://doi.org/10.1145/1123008.1123044","mag":"2067555839"},"language":"en","primary_location":{"id":"doi:10.1145/1123008.1123044","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1123008.1123044","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2006 international symposium on Physical design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044184744","display_name":"Arjun Rajagopal","orcid":null},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Arjun Rajagopal","raw_affiliation_strings":["Texas Instruments, Dallas TX","Texas Instruments Dallas, TX"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Texas Instruments, Dallas TX","institution_ids":["https://openalex.org/I74760111"]},{"raw_affiliation_string":"Texas Instruments Dallas, TX","institution_ids":["https://openalex.org/I74760111"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5044184744"],"corresponding_institution_ids":["https://openalex.org/I74760111"],"apc_list":null,"apc_paid":null,"fwci":1.9174,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.85945725,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"168","last_page":"168"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.8784635066986084},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.8535691499710083},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.7989795207977295},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.6438477039337158},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.6148102879524231},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.6000317931175232},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.5921551585197449},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5764318108558655},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.5071098804473877},{"id":"https://openalex.org/keywords/process-corners","display_name":"Process corners","score":0.5019919872283936},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.4869872033596039},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.4690920114517212},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4538227319717407},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.4246904253959656},{"id":"https://openalex.org/keywords/power-network-design","display_name":"Power network design","score":0.41703635454177856},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4139360785484314},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.4125578999519348},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.30206912755966187},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.29050928354263306},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2500898838043213},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.24106758832931519},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2216152846813202},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.19935092329978943},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12128227949142456},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.10140034556388855}],"concepts":[{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.8784635066986084},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.8535691499710083},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.7989795207977295},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.6438477039337158},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.6148102879524231},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.6000317931175232},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.5921551585197449},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5764318108558655},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.5071098804473877},{"id":"https://openalex.org/C192615534","wikidata":"https://www.wikidata.org/wiki/Q7247268","display_name":"Process corners","level":3,"score":0.5019919872283936},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.4869872033596039},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.4690920114517212},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4538227319717407},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4246904253959656},{"id":"https://openalex.org/C164565468","wikidata":"https://www.wikidata.org/wiki/Q7236535","display_name":"Power network design","level":3,"score":0.41703635454177856},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4139360785484314},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.4125578999519348},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.30206912755966187},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.29050928354263306},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2500898838043213},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.24106758832931519},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2216152846813202},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.19935092329978943},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12128227949142456},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.10140034556388855},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1123008.1123044","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1123008.1123044","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2006 international symposium on Physical design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7699999809265137,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2559451387","https://openalex.org/W2144282137","https://openalex.org/W4386173086","https://openalex.org/W2617666058","https://openalex.org/W1596690381","https://openalex.org/W2090213929","https://openalex.org/W2127892766","https://openalex.org/W2075400577"],"abstract_inverted_index":{"The":[0,121],"clock":[1,7,30,68,74,94,135],"distribution":[2],"network":[3,31],"generates":[4],"and":[5,12,37,45,59,82,96,99,118,127,132,142],"distributes":[6],"signals":[8],"across":[9],"the":[10,24,29,130],"design":[11,131],"it":[13],"is":[14,77,87],"critical":[15],"for":[16,79,134],"performance,":[17,35,139],"while":[18],"consuming":[19],"a":[20],"significant":[21],"portion":[22],"of":[23,93],"total":[25],"power.":[26],"Uncertainties":[27],"in":[28,129],"delays":[32],"can":[33,65],"reduce":[34],"yield":[36],"may":[38],"cause":[39],"functional":[40],"failures.":[41],"Several":[42],"process,":[43],"environment":[44],"temporal":[46],"variations":[47],"like":[48],"gate":[49],"length":[50],"variation,":[51,56],"density":[52],"dependent":[53],"metal":[54],"thickness":[55],"IR":[57],"drop":[58],"Negative":[60],"Bias":[61],"Temperature":[62],"Instability":[63],"(NBTI)":[64],"contribute":[66],"to":[67,83,115,137,144],"uncertainty":[69],"or":[70],"skew.":[71],"A":[72],"balanced":[73],"tree":[75],"structure":[76],"used":[78],"low":[80],"power":[81,101,106,119,140],"minimize":[84],"variations.":[85,146],"Power":[86],"further":[88],"reduced":[89],"with":[90],"extensive":[91],"use":[92],"gating":[95],"using":[97],"static":[98],"dynamic":[100],"management.":[102],"Designs":[103],"also":[104],"optimize":[105],"by":[107],"implementing":[108],"multiple":[109],"clocks":[110],"running":[111],"at":[112],"different":[113],"frequencies":[114],"meet":[116,138],"frequency":[117],"targets.":[120],"talk":[122],"will":[123],"focus":[124],"on":[125],"challenges":[126],"solutions":[128],"analysis":[133],"trees":[136],"goals":[141],"robustness":[143],"process":[145]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-06-20T22:02:38.213706","created_date":"2025-10-10T00:00:00"}