{"id":"https://openalex.org/W2081287607","doi":"https://doi.org/10.1145/1123008.1123041","title":"Physical design challenges for multi-million gate SoC's","display_name":"Physical design challenges for multi-million gate SoC's","publication_year":2006,"publication_date":"2006-04-09","ids":{"openalex":"https://openalex.org/W2081287607","doi":"https://doi.org/10.1145/1123008.1123041","mag":"2081287607"},"language":"en","primary_location":{"id":"doi:10.1145/1123008.1123041","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1123008.1123041","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2006 international symposium on Physical design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089379024","display_name":"F. R\u00e9mond","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"F. R\u00e9mond","raw_affiliation_strings":["STMicroelectronics, Grenoble, France"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Grenoble, France","institution_ids":["https://openalex.org/I4210104693"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5089379024"],"corresponding_institution_ids":["https://openalex.org/I4210104693"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.11651308,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"166","last_page":"166"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6855885982513428},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.5794994235038757},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.5665736198425293},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.5415412187576294},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.520999014377594},{"id":"https://openalex.org/keywords/physical-layer","display_name":"Physical layer","score":0.47957485914230347},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4517667591571808},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4407196044921875},{"id":"https://openalex.org/keywords/workstation","display_name":"Workstation","score":0.43949997425079346},{"id":"https://openalex.org/keywords/place-and-route","display_name":"Place and route","score":0.42995429039001465},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.42336559295654297},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.42234641313552856},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3859119713306427},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3749518394470215},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.21078085899353027},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.20963522791862488},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.18178746104240417},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.1784176230430603},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.10852071642875671}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6855885982513428},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.5794994235038757},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.5665736198425293},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.5415412187576294},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.520999014377594},{"id":"https://openalex.org/C19247436","wikidata":"https://www.wikidata.org/wiki/Q192727","display_name":"Physical layer","level":3,"score":0.47957485914230347},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4517667591571808},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4407196044921875},{"id":"https://openalex.org/C67953723","wikidata":"https://www.wikidata.org/wiki/Q192525","display_name":"Workstation","level":2,"score":0.43949997425079346},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.42995429039001465},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.42336559295654297},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.42234641313552856},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3859119713306427},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3749518394470215},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.21078085899353027},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.20963522791862488},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.18178746104240417},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.1784176230430603},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.10852071642875671},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1123008.1123041","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1123008.1123041","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2006 international symposium on Physical design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5099999904632568,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2165367082","https://openalex.org/W3047211184","https://openalex.org/W3214737056","https://openalex.org/W4295186528","https://openalex.org/W3200538824","https://openalex.org/W1561071093","https://openalex.org/W1995821058","https://openalex.org/W2126835888","https://openalex.org/W2132668926","https://openalex.org/W2070693700"],"abstract_inverted_index":{"This":[0],"talk":[1],"addresses":[2],"current":[3],"and":[4,59,74,125,135,224,241,254,266,277,327,353],"future":[5],"physical":[6,140,201,225,246,288,331,350],"design":[7,234,239,332,347],"methodology":[8],"evolution":[9],"for":[10,236,325,348],"large":[11],"complex":[12],"System-on-Chip":[13],"like":[14],"Set":[15,21,36],"Top":[16,22,37,155],"Box":[17,38],"devices":[18,39],"within":[19],"STMicroelectronics.":[20],"Boxes":[23],"have":[24],"become":[25],"one":[26],"of":[27,32,66,76,119,142,169,191,213,217,231,287,315,319,329,345,359],"the":[28,49,53,82,117,120,130,143,185,196,200,214,237,256,259,316,330,338],"fastest":[29],"growing":[30],"segments":[31],"home":[33],"electronics":[34],"market.":[35],"are":[40,64,129],"built":[41],"around":[42],"an":[43],"On":[44,209,260],"Chip":[45,210,261],"Bus":[46,211,262],"which":[47,227],"connects":[48],"internal":[50],"processor":[51],"with":[52,145],"audio":[54],"processing,":[55,57],"video":[56],"security,":[58],"communication":[60],"units.":[61],"These":[62],"units":[63,78],"composed":[65],"elementary":[67],"IP":[68,152,163],"(Intellectual":[69],"Property)":[70],"blocks.":[71,164],"The":[72,165,307,357],"number":[73,286],"complexity":[75,95],"such":[77,297,360],"vary":[79],"depending":[80],"on":[81,251,258],"market":[83,128,336],"segment":[84],"to":[85,90,101,111,127,139,180,198,206,221,245,284,294,310,335],"be":[86,114,311,365],"addressed,":[87],"from":[88,97,109],"low-end":[89],"high-end":[91],"devices.":[92],"Overall":[93,280],"circuit":[94],"varies":[96],"2":[98],"Million":[99,103],"instances":[100],"5+":[102],"instances.":[104],"Process":[105],"choice,":[106],"ranging":[107],"now":[108,293],"130nm":[110],"65nm,":[112],"must":[113],"approached":[115],"in":[116,167,271,367],"context":[118],"consumer":[121],"market,":[122],"where":[123],"cost":[124],"time":[126],"dominant":[131],"factors.Historically,":[132],"limited":[133,285],"hardware":[134,186],"software":[136],"capabilities":[137,291],"led":[138],"integration":[141,176],"chip":[144],"a":[146,304,343,361],"\"low":[147],"granularity\"":[148],"hierarchical":[149,274,346],"manner,":[150],"almost":[151],"block":[153],"centric.":[154],"down":[156],"approach":[157,219,363],"was":[158,172,178,249],"used,":[159],"integrating":[160],"mostly":[161],"soft":[162],"efficiency":[166],"terms":[168],"silicon":[170],"utilization":[171],"quite":[173],"limited,":[174],"but":[175,300],"process":[177,333],"simple.Moving":[179],"fast":[181],"64":[182],"bits":[183],"workstations,":[184],"limit":[187],"dropped,":[188],"allowing":[189],"grouping":[190],"more":[192,207,243],"blocks":[193],"together,":[194],"showing":[195],"need":[197],"rethink":[199],"partitioning":[202,252],"process,":[203,253],"also":[204],"linked":[205],"demanding":[208],"performances.One":[212],"key":[215],"aspects":[216],"this":[218,302,368],"is":[220,301,342],"isolate":[222],"logical":[223],"hierarchies,":[226],"allows":[228],"taking":[229],"advantage":[230],"platform":[232],"based":[233],"tools":[235,290],"front-end":[238],"capture,":[240],"gives":[242],"flexibility":[244],"design.":[247],"Focus":[248],"placed":[250],"especially":[255],"impact":[257],"micro":[263],"architecture,":[264],"budgeting":[265],"prototyping.":[267],"Crucial":[268],"challenges":[269],"remain":[270],"top":[272],"level":[273],"clock":[275],"distribution":[276],"multimode/multi-corner":[278],"convergence.":[279],"productivity":[281],"increases":[282],"due":[283],"partitions.New":[289],"allow":[292],"think":[295],"doing":[296],"circuits":[298],"flat,":[299],"always":[303],"good":[305],"solution?":[306],"choice":[308],"has":[309],"made":[312],"considering":[313],"maturity":[314],"RTL,":[317],"risks":[318],"last":[320],"minute":[321],"changes,":[322],"predictable":[323],"runtimes":[324],"implementation,":[326],"parallelism":[328],"(time":[334],"impact).Today":[337],"perceived":[339],"best":[340],"solution":[341],"mix":[344],"initial":[349],"database":[351],"creation,":[352],"flat":[354],"final":[355],"optimization.":[356],"details":[358],"hybrid":[362],"will":[364],"presented":[366],"talk.":[369]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}