{"id":"https://openalex.org/W1996200948","doi":"https://doi.org/10.1145/1123008.1123036","title":"Integrated retiming and simultaneous Vdd/Vth scaling for total power minimization","display_name":"Integrated retiming and simultaneous Vdd/Vth scaling for total power minimization","publication_year":2006,"publication_date":"2006-04-09","ids":{"openalex":"https://openalex.org/W1996200948","doi":"https://doi.org/10.1145/1123008.1123036","mag":"1996200948"},"language":"en","primary_location":{"id":"doi:10.1145/1123008.1123036","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1123008.1123036","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2006 international symposium on Physical design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019117213","display_name":"Mongkol Ekpanyapong","orcid":"https://orcid.org/0000-0002-0192-6249"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Mongkol Ekpanyapong","raw_affiliation_strings":["Georgia Institute of Technology, Atlanta, GA","Georgia Institute of Technology Atlanta, GA"],"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, Atlanta, GA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Georgia Institute of Technology Atlanta, GA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052950521","display_name":"Sung Kyu Lim","orcid":"https://orcid.org/0000-0002-2267-5282"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sung Kyu Lim","raw_affiliation_strings":["Georgia Institute of Technology, Atlanta, GA","Georgia Institute of Technology Atlanta, GA"],"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, Atlanta, GA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Georgia Institute of Technology Atlanta, GA","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5019117213"],"corresponding_institution_ids":["https://openalex.org/I130701444"],"apc_list":null,"apc_paid":null,"fwci":2.6326,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.8906918,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"142","last_page":"148"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/retiming","display_name":"Retiming","score":0.9912616014480591},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.7207049131393433},{"id":"https://openalex.org/keywords/dynamic-voltage-scaling","display_name":"Dynamic voltage scaling","score":0.6116719841957092},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.6048972606658936},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5752697587013245},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5541309714317322},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.4274742007255554},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4175509512424469},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3718318045139313},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.35407137870788574},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2624397873878479},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.22935092449188232},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17512565851211548},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.16314223408699036},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.09690988063812256}],"concepts":[{"id":"https://openalex.org/C41112130","wikidata":"https://www.wikidata.org/wiki/Q2146175","display_name":"Retiming","level":2,"score":0.9912616014480591},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.7207049131393433},{"id":"https://openalex.org/C2776047111","wikidata":"https://www.wikidata.org/wiki/Q632037","display_name":"Dynamic voltage scaling","level":3,"score":0.6116719841957092},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.6048972606658936},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5752697587013245},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5541309714317322},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.4274742007255554},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4175509512424469},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3718318045139313},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.35407137870788574},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2624397873878479},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.22935092449188232},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17512565851211548},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.16314223408699036},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.09690988063812256},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1123008.1123036","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1123008.1123036","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2006 international symposium on Physical design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1601832442","https://openalex.org/W1977489283","https://openalex.org/W1984176385","https://openalex.org/W1986056825","https://openalex.org/W1989716769","https://openalex.org/W1997742530","https://openalex.org/W2012833920","https://openalex.org/W2037921569","https://openalex.org/W2051230585","https://openalex.org/W2067307866","https://openalex.org/W2077251582","https://openalex.org/W2087656024","https://openalex.org/W2098218726","https://openalex.org/W2111485030","https://openalex.org/W2118513740","https://openalex.org/W2121190917","https://openalex.org/W2122421989","https://openalex.org/W2122440811","https://openalex.org/W2123782435","https://openalex.org/W2124146551","https://openalex.org/W2139344695","https://openalex.org/W2142129142","https://openalex.org/W2147869417","https://openalex.org/W2162690634","https://openalex.org/W2168528377"],"related_works":["https://openalex.org/W4248668797","https://openalex.org/W2169336791","https://openalex.org/W4250455229","https://openalex.org/W2111485030","https://openalex.org/W2147869417","https://openalex.org/W4235520433","https://openalex.org/W2057634729","https://openalex.org/W2169017341","https://openalex.org/W2062802485","https://openalex.org/W2155487883"],"abstract_inverted_index":{"The":[0],"integration":[1,21],"of":[2],"retiming":[3,41,53,115,135],"and":[4,42],"simultaneous":[5,43,117],"supply/threshold":[6,44,78],"voltage":[7,45,72,79,97],"scaling":[8,73,98,119],"has":[9],"a":[10,23,92],"potential":[11],"to":[12,28,57,131],"enable":[13],"more":[14],"rigorous":[15],"total":[16,123],"power":[17,52,124],"reduction.":[18],"However,":[19],"such":[20],"is":[22,54],"highly":[24],"complex":[25],"task":[26],"due":[27],"its":[29],"enormous":[30],"solution":[31,99],"space.":[32],"This":[33],"paper":[34],"presents":[35],"the":[36,59,64,70,75,82,89,96,102,107,122,132],"first":[37,55],"algorithm":[38],"that":[39,112],"performs":[40],"scaling.":[46],"In":[47],"our":[48,113],"three-step":[49],"approach,":[50],"low":[51],"performed":[56],"reduce":[58],"clock":[60,84],"period":[61,85],"while":[62],"taking":[63],"FF":[65],"delay/power":[66],"into":[67],"consideration.":[68],"Next,":[69],"subsequent":[71],"makes":[74],"best":[76],"possible":[77],"assignment":[80],"under":[81],"given":[83],"constraint":[86],"set":[87],"by":[88,100,126],"retiming.":[90],"Finally,":[91],"post-process":[93],"further":[94],"refines":[95],"exploiting":[101],"remaining":[103],"timing":[104],"slack":[105],"in":[106],"circuit.":[108],"Related":[109],"experiments":[110],"show":[111],"min-FF":[114],"plus":[116,136],"Vdd/Vth":[118],"approach":[120],"reduces":[121],"consumption":[125],"34%":[127],"on":[128],"average":[129],"compared":[130],"existing":[133],"max-FF":[134],"Vdd":[137],"Scaling":[138],"approach.":[139]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}