{"id":"https://openalex.org/W1993879453","doi":"https://doi.org/10.1145/1123008.1123012","title":"Timing analysis in presence of supply voltage and temperature variations","display_name":"Timing analysis in presence of supply voltage and temperature variations","publication_year":2006,"publication_date":"2006-04-09","ids":{"openalex":"https://openalex.org/W1993879453","doi":"https://doi.org/10.1145/1123008.1123012","mag":"1993879453"},"language":"en","primary_location":{"id":"doi:10.1145/1123008.1123012","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1123008.1123012","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2006 international symposium on Physical design","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004096572","display_name":"B. Lasbouygues","orcid":null},"institutions":[{"id":"https://openalex.org/I131827901","display_name":"STMicroelectronics (Switzerland)","ror":"https://ror.org/00wm3b005","country_code":"CH","type":"company","lineage":["https://openalex.org/I131827901"]},{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["CH","FR"],"is_corresponding":false,"raw_author_name":"B. Lasbouygues","raw_affiliation_strings":["STMicroelectronics, Crolles, France","[STMicroelectronics Crolles France]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Crolles, France","institution_ids":["https://openalex.org/I4210104693"]},{"raw_affiliation_string":"[STMicroelectronics Crolles France]","institution_ids":["https://openalex.org/I131827901"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109569165","display_name":"Robin Wilson","orcid":null},"institutions":[{"id":"https://openalex.org/I131827901","display_name":"STMicroelectronics (Switzerland)","ror":"https://ror.org/00wm3b005","country_code":"CH","type":"company","lineage":["https://openalex.org/I131827901"]},{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["CH","FR"],"is_corresponding":false,"raw_author_name":"R. Wilson","raw_affiliation_strings":["STMicroelectronics, Crolles, France","[STMicroelectronics Crolles France]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Crolles, France","institution_ids":["https://openalex.org/I4210104693"]},{"raw_affiliation_string":"[STMicroelectronics Crolles France]","institution_ids":["https://openalex.org/I131827901"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108376202","display_name":"Nadine Az\u00e9mard","orcid":null},"institutions":[{"id":"https://openalex.org/I19894307","display_name":"Universit\u00e9 de Montpellier","ror":"https://ror.org/051escj72","country_code":"FR","type":"education","lineage":["https://openalex.org/I19894307"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"N. Azemard","raw_affiliation_strings":["University of Montpellier II, Montpellier, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Montpellier II, Montpellier, France","institution_ids":["https://openalex.org/I19894307"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5015351510","display_name":"Philippe Maurine","orcid":"https://orcid.org/0000-0002-9706-5710"},"institutions":[{"id":"https://openalex.org/I19894307","display_name":"Universit\u00e9 de Montpellier","ror":"https://ror.org/051escj72","country_code":"FR","type":"education","lineage":["https://openalex.org/I19894307"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"P. Maurine","raw_affiliation_strings":["University of Montpellier II, Montpellier, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Montpellier II, Montpellier, France","institution_ids":["https://openalex.org/I19894307"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"30","issue":null,"first_page":"10","last_page":"16"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/derating","display_name":"Derating","score":0.7273337841033936},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6353821754455566},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.580560564994812},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.5668396949768066},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.49733927845954895},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.48367366194725037},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.4707886576652527},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4297170341014862},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.4283679127693176},{"id":"https://openalex.org/keywords/variation","display_name":"Variation (astronomy)","score":0.42356956005096436},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.42045271396636963},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4172626733779907},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.22855627536773682},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19764414429664612},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.18881207704544067},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.18753615021705627},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.17684409022331238},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.1221904456615448}],"concepts":[{"id":"https://openalex.org/C70500001","wikidata":"https://www.wikidata.org/wiki/Q1199915","display_name":"Derating","level":3,"score":0.7273337841033936},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6353821754455566},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.580560564994812},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.5668396949768066},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.49733927845954895},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.48367366194725037},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.4707886576652527},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4297170341014862},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.4283679127693176},{"id":"https://openalex.org/C2778334786","wikidata":"https://www.wikidata.org/wiki/Q1586270","display_name":"Variation (astronomy)","level":2,"score":0.42356956005096436},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.42045271396636963},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4172626733779907},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.22855627536773682},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19764414429664612},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.18881207704544067},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.18753615021705627},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.17684409022331238},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.1221904456615448},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C44870925","wikidata":"https://www.wikidata.org/wiki/Q37547","display_name":"Astrophysics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1123008.1123012","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1123008.1123012","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2006 international symposium on Physical design","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:lirmm-00102760v1","is_oa":false,"landing_page_url":"https://hal-lirmm.ccsd.cnrs.fr/lirmm-00102760","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISPD: International Symposium on Physical Design, Apr 2006, San Jose, CA, United States. pp.10-16, ⟨10.1145/1123008.1123012⟩","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1483414678","https://openalex.org/W1507504962","https://openalex.org/W1508175528","https://openalex.org/W2022892565","https://openalex.org/W2078405657","https://openalex.org/W2099825461","https://openalex.org/W2114371087","https://openalex.org/W2120116751","https://openalex.org/W2120566121","https://openalex.org/W2121190917","https://openalex.org/W2125778215","https://openalex.org/W2134067926","https://openalex.org/W2144302754","https://openalex.org/W2149391944","https://openalex.org/W2149447807","https://openalex.org/W2168300107","https://openalex.org/W3137423129","https://openalex.org/W6722369536"],"related_works":["https://openalex.org/W1859946853","https://openalex.org/W2160859600","https://openalex.org/W3092420867","https://openalex.org/W2115729972","https://openalex.org/W2042032654","https://openalex.org/W2158291854","https://openalex.org/W2123535323","https://openalex.org/W2113508119","https://openalex.org/W2165340891","https://openalex.org/W2134944363"],"abstract_inverted_index":{"In":[0],"the":[1,4,47,56,62,67,102,108],"nanometer":[2],"era,":[3],"physical":[5,30],"verification":[6,31,40],"of":[7,18,34,50,65,85,104,111],"CMOS":[8],"digital":[9],"circuit":[10],"becomes":[11],"a":[12,24,75],"complex":[13],"task.":[14],"Designers":[15],"must":[16],"account":[17,84],"numerous":[19],"new":[20],"factors":[21],"that":[22],"impose":[23],"drastic":[25],"change":[26],"in":[27,38,46],"validation":[28],"and":[29,69,92],"methods.":[32],"One":[33],"these":[35,86],"major":[36],"changes":[37],"timing":[39,53],"to":[41,83],"handle":[42],"process":[43],"variation":[44],"lies":[45],"progressive":[48],"development":[49],"statistical":[51,57],"static":[52],"engines.":[54],"However":[55],"approach":[58],"cannot":[59],"capture":[60],"accurately":[61],"deterministic":[63],"variations":[64],"both":[66],"voltage":[68,93],"temperature":[70,91],"variations.":[71,88],"Therefore,":[72],"we":[73],"define":[74],"novel":[76],"method,":[77],"based":[78],"on":[79,90],"non-linear":[80],"derating":[81],"coefficients,":[82],"environmental":[87],"Based":[89],"drop":[94],"CAD":[95],"tool":[96],"reports,":[97],"this":[98],"method":[99],"allows":[100],"computing":[101],"delay":[103],"logical":[105],"paths":[106],"considering":[107],"operating":[109],"conditions":[110],"each":[112],"cell.":[113]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}