{"id":"https://openalex.org/W2055100610","doi":"https://doi.org/10.1145/1122971.1123003","title":"Hybrid transactional memory","display_name":"Hybrid transactional memory","publication_year":2006,"publication_date":"2006-03-29","ids":{"openalex":"https://openalex.org/W2055100610","doi":"https://doi.org/10.1145/1122971.1123003","mag":"2055100610"},"language":"en","primary_location":{"id":"doi:10.1145/1122971.1123003","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1122971.1123003","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the eleventh ACM SIGPLAN symposium on Principles and practice of parallel programming","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102012468","display_name":"Sanjeev Kumar","orcid":"https://orcid.org/0000-0001-9065-3010"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Sanjeev Kumar","raw_affiliation_strings":["Intel Labs, Santa Clara, CA"],"affiliations":[{"raw_affiliation_string":"Intel Labs, Santa Clara, CA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008855369","display_name":"Michael Chu","orcid":"https://orcid.org/0009-0005-0849-9293"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael Chu","raw_affiliation_strings":["University of Michigan, Ann Arbor","University of Michigan , Ann Arbor"],"affiliations":[{"raw_affiliation_string":"University of Michigan, Ann Arbor","institution_ids":["https://openalex.org/I27837315"]},{"raw_affiliation_string":"University of Michigan , Ann Arbor","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024082060","display_name":"Christopher J. Hughes","orcid":"https://orcid.org/0009-0009-2888-0314"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Christopher J. Hughes","raw_affiliation_strings":["Intel Labs, Santa Clara, CA"],"affiliations":[{"raw_affiliation_string":"Intel Labs, Santa Clara, CA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054552830","display_name":"Partha Kundu","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Partha Kundu","raw_affiliation_strings":["Intel Labs, Santa Clara, CA"],"affiliations":[{"raw_affiliation_string":"Intel Labs, Santa Clara, CA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047809126","display_name":"Anthony D. Nguyen","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Anthony Nguyen","raw_affiliation_strings":["Intel Labs, Santa Clara, CA"],"affiliations":[{"raw_affiliation_string":"Intel Labs, Santa Clara, CA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5102012468"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":33.3906,"has_fulltext":false,"cited_by_count":228,"citation_normalized_percentile":{"value":0.99805368,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"209","last_page":"220"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.984499990940094,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13471","display_name":"Cognitive Functions and Memory","score":0.9797000288963318,"subfield":{"id":"https://openalex.org/subfields/3205","display_name":"Experimental and Cognitive Psychology"},"field":{"id":"https://openalex.org/fields/32","display_name":"Psychology"},"domain":{"id":"https://openalex.org/domains/2","display_name":"Social Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transactional-memory","display_name":"Transactional memory","score":0.9397087097167969},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8520435094833374},{"id":"https://openalex.org/keywords/software-transactional-memory","display_name":"Software transactional memory","score":0.7650282382965088},{"id":"https://openalex.org/keywords/serialization","display_name":"Serialization","score":0.591704785823822},{"id":"https://openalex.org/keywords/transaction-processing","display_name":"Transaction processing","score":0.5245357155799866},{"id":"https://openalex.org/keywords/database-transaction","display_name":"Database transaction","score":0.5169000625610352},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.44425323605537415},{"id":"https://openalex.org/keywords/concurrency-control","display_name":"Concurrency control","score":0.44074028730392456},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.43176504969596863},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.41649624705314636},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.39767980575561523},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3817400634288788},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.18926560878753662},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.15925121307373047}],"concepts":[{"id":"https://openalex.org/C134277064","wikidata":"https://www.wikidata.org/wiki/Q878206","display_name":"Transactional memory","level":3,"score":0.9397087097167969},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8520435094833374},{"id":"https://openalex.org/C167149655","wikidata":"https://www.wikidata.org/wiki/Q1189004","display_name":"Software transactional memory","level":4,"score":0.7650282382965088},{"id":"https://openalex.org/C52723943","wikidata":"https://www.wikidata.org/wiki/Q1127410","display_name":"Serialization","level":2,"score":0.591704785823822},{"id":"https://openalex.org/C72108876","wikidata":"https://www.wikidata.org/wiki/Q844565","display_name":"Transaction processing","level":3,"score":0.5245357155799866},{"id":"https://openalex.org/C75949130","wikidata":"https://www.wikidata.org/wiki/Q848010","display_name":"Database transaction","level":2,"score":0.5169000625610352},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.44425323605537415},{"id":"https://openalex.org/C84511453","wikidata":"https://www.wikidata.org/wiki/Q2914952","display_name":"Concurrency control","level":3,"score":0.44074028730392456},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.43176504969596863},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.41649624705314636},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.39767980575561523},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3817400634288788},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.18926560878753662},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.15925121307373047},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1122971.1123003","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1122971.1123003","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the eleventh ACM SIGPLAN symposium on Principles and practice of parallel programming","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.60.9761","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.60.9761","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.princeton.edu/~skumar/papers/ppopp06/ppopp06.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1515932031","https://openalex.org/W1525227808","https://openalex.org/W1579674405","https://openalex.org/W1986913310","https://openalex.org/W1988800505","https://openalex.org/W2001738739","https://openalex.org/W2092911542","https://openalex.org/W2099537990","https://openalex.org/W2102640269","https://openalex.org/W2105055683","https://openalex.org/W2105772643","https://openalex.org/W2106018697","https://openalex.org/W2106871513","https://openalex.org/W2107150212","https://openalex.org/W2108200978","https://openalex.org/W2108204150","https://openalex.org/W2113751407","https://openalex.org/W2120518487","https://openalex.org/W2129990308","https://openalex.org/W2131867938","https://openalex.org/W2136798749","https://openalex.org/W2149473197","https://openalex.org/W2151290553","https://openalex.org/W2162493032","https://openalex.org/W2296006986","https://openalex.org/W2955325419","https://openalex.org/W4234703016","https://openalex.org/W4235116491","https://openalex.org/W4242949098","https://openalex.org/W6630742286"],"related_works":["https://openalex.org/W2088444093","https://openalex.org/W133473147","https://openalex.org/W2152491655","https://openalex.org/W2076409732","https://openalex.org/W2045742725","https://openalex.org/W2120193195","https://openalex.org/W2171499640","https://openalex.org/W2094214855","https://openalex.org/W1586515244","https://openalex.org/W2101555342"],"abstract_inverted_index":{"High":[0],"performance":[1,153],"parallel":[2,56],"programs":[3],"are":[4,29,98,160],"currently":[5],"difficult":[6],"to":[7,20,87,167],"write":[8],"and":[9,45,66,163],"debug.":[10],"One":[11],"major":[12],"source":[13],"of":[14,39,73,125,154],"difficulty":[15],"is":[16,50],"protecting":[17],"concurrent":[18],"accesses":[19],"shared":[21],"data":[22,126],"with":[23],"an":[24,51,70],"appropriate":[25],"synchronization":[26],"mechanism.":[27],"Locks":[28],"the":[30,83,96,123,152],"most":[31],"common":[32],"mechanism":[33,53],"but":[34,118,137],"they":[35],"have":[36,115],"a":[37,62,77,143,155,168],"number":[38],"disadvantages,":[40],"including":[41],"possibly":[42],"unnecessary":[43],"serialization,":[44],"possible":[46],"deadlock.":[47],"Transactional":[48],"memory":[49,74,101,148],"alternative":[52],"that":[54,150],"makes":[55],"programming":[57],"easier.":[58],"With":[59],"transactional":[60,147],"memory,":[61],"transaction":[63,78,84,97],"provides":[64],"atomic":[65],"serializable":[67],"operations":[68,81,94],"on":[69,122],"arbitrary":[71],"set":[72],"locations.":[75],"When":[76,90],"commits,":[79],"all":[80,93],"within":[82],"become":[85],"visible":[86],"other":[88],"threads.":[89],"it":[91],"aborts,":[92],"in":[95,105,128],"rolled":[99],"back.Transactional":[100],"can":[102,114],"be":[103],"implemented":[104],"either":[106],"hardware":[107,112,156],"or":[108],"software.":[109],"A":[110,131],"straightforward":[111],"approach":[113,133],"high":[116,139],"performance,":[117],"imposes":[119],"strict":[120],"limits":[121],"amount":[124],"updated":[127],"each":[129],"transaction.":[130],"software":[132,169],"removes":[134],"these":[135],"limits,":[136],"incurs":[138],"overhead.":[140],"We":[141],"propose":[142],"novel":[144],"hybrid":[145],"hardware-software":[146],"scheme":[149,157,170],"approaches":[151],"when":[158],"resources":[159],"not":[161],"exhausted":[162],"gracefully":[164],"falls":[165],"back":[166],"otherwise.":[171]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":7},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":14},{"year":2014,"cited_by_count":13},{"year":2013,"cited_by_count":11},{"year":2012,"cited_by_count":9}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}