{"id":"https://openalex.org/W2112093655","doi":"https://doi.org/10.1145/1120725.1121070","title":"Design of a high performance FFT processor based on FPGA","display_name":"Design of a high performance FFT processor based on FPGA","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W2112093655","doi":"https://doi.org/10.1145/1120725.1121070","mag":"2112093655"},"language":"en","primary_location":{"id":"doi:10.1145/1120725.1121070","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1120725.1121070","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 conference on Asia South Pacific design automation  - ASP-DAC '05","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054369339","display_name":"Chu Chao","orcid":null},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Chu Chao","raw_affiliation_strings":["Institute of Computing Technology, CAS, Beijing","Inst. of Comput. Technol., Chinese Acad. of Sci., Beijing, China"],"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology, CAS, Beijing","institution_ids":["https://openalex.org/I4210090176"]},{"raw_affiliation_string":"Inst. of Comput. Technol., Chinese Acad. of Sci., Beijing, China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101914088","display_name":"Qin Zhang","orcid":"https://orcid.org/0000-0002-1023-480X"},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhang Qin","raw_affiliation_strings":["Institute of Computing Technology, CAS, Beijing","Inst. of Comput. Technol., Chinese Acad. of Sci., Beijing, China"],"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology, CAS, Beijing","institution_ids":["https://openalex.org/I4210090176"]},{"raw_affiliation_string":"Inst. of Comput. Technol., Chinese Acad. of Sci., Beijing, China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110208009","display_name":"Xie Yingke","orcid":null},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xie Yingke","raw_affiliation_strings":["Institute of Computing Technology, CAS, Beijing","Inst. of Comput. Technol., Chinese Acad. of Sci., Beijing, China"],"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology, CAS, Beijing","institution_ids":["https://openalex.org/I4210090176"]},{"raw_affiliation_string":"Inst. of Comput. Technol., Chinese Acad. of Sci., Beijing, China","institution_ids":[]}]},{"author_position":"last","author":{"id":null,"display_name":"Han Chengde","orcid":null},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Han Chengde","raw_affiliation_strings":["Institute of Computing Technology, CAS, Beijing","Inst. of Comput. Technol., Chinese Acad. of Sci., Beijing, China"],"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology, CAS, Beijing","institution_ids":["https://openalex.org/I4210090176"]},{"raw_affiliation_string":"Inst. of Comput. Technol., Chinese Acad. of Sci., Beijing, China","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5054369339"],"corresponding_institution_ids":["https://openalex.org/I4210090176"],"apc_list":null,"apc_paid":null,"fwci":1.6211,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.84105359,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"920","last_page":"920"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.995199978351593,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.995199978351593,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10688","display_name":"Image and Signal Denoising Methods","score":0.9847000241279602,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9847000241279602,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7823065519332886},{"id":"https://openalex.org/keywords/fast-fourier-transform","display_name":"Fast Fourier transform","score":0.7562026977539062},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7385110855102539},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.718481719493866},{"id":"https://openalex.org/keywords/twiddle-factor","display_name":"Twiddle factor","score":0.6422249674797058},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5320215225219727},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.48239409923553467},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43432679772377014},{"id":"https://openalex.org/keywords/split-radix-fft-algorithm","display_name":"Split-radix FFT algorithm","score":0.4221000671386719},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4171293377876282},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.3760198950767517},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.19299179315567017},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07693696022033691}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7823065519332886},{"id":"https://openalex.org/C75172450","wikidata":"https://www.wikidata.org/wiki/Q623950","display_name":"Fast Fourier transform","level":2,"score":0.7562026977539062},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7385110855102539},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.718481719493866},{"id":"https://openalex.org/C4697666","wikidata":"https://www.wikidata.org/wiki/Q7857913","display_name":"Twiddle factor","level":5,"score":0.6422249674797058},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5320215225219727},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.48239409923553467},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43432679772377014},{"id":"https://openalex.org/C103755468","wikidata":"https://www.wikidata.org/wiki/Q17103599","display_name":"Split-radix FFT algorithm","level":5,"score":0.4221000671386719},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4171293377876282},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.3760198950767517},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.19299179315567017},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07693696022033691},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C203024314","wikidata":"https://www.wikidata.org/wiki/Q1365258","display_name":"Fourier analysis","level":3,"score":0.0},{"id":"https://openalex.org/C102519508","wikidata":"https://www.wikidata.org/wiki/Q6520159","display_name":"Fourier transform","level":2,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C166386157","wikidata":"https://www.wikidata.org/wiki/Q1477735","display_name":"Short-time Fourier transform","level":4,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1120725.1121070","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1120725.1121070","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 conference on Asia South Pacific design automation  - ASP-DAC '05","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.7900000214576721,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1718723723","https://openalex.org/W1977482330","https://openalex.org/W2015370045","https://openalex.org/W2061171222","https://openalex.org/W2091477520","https://openalex.org/W2102030243","https://openalex.org/W2117639037","https://openalex.org/W2373444550","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2031343199","https://openalex.org/W1984254719","https://openalex.org/W4229456379","https://openalex.org/W2351401773","https://openalex.org/W2149121524","https://openalex.org/W2151986570","https://openalex.org/W2371538653","https://openalex.org/W2958343630","https://openalex.org/W2375508047","https://openalex.org/W2547585993"],"abstract_inverted_index":{"The":[0,48],"design":[1,49],"method":[2],"of":[3,13,18],"a":[4,21,53,67],"real-time":[5],"FFT":[6,70],"processor":[7],"is":[8,37,50],"presented.":[9],"By":[10],"optimizing":[11],"algorithm":[12],"memory":[14],"mapping":[15],"and":[16,56],"generation":[17],"twiddle":[19],"factors,":[20],"radix-4":[22],"butterfly":[23],"can":[24,65],"be":[25],"calculated":[26],"in":[27],"one":[28],"clock":[29],"cycle.":[30],"An":[31],"approach":[32],"to":[33,40],"adaptive":[34],"overflow":[35,42],"control":[36],"also":[38],"introduced":[39],"avoid":[41],"without":[43],"interrupting":[44],"the":[45,58],"computing":[46],"pipeline.":[47],"implemented":[51],"on":[52],"FPGA":[54],"chip":[55],"achieves":[57],"operating":[59],"frequency":[60],"at":[61],"127":[62],"MHz.":[63],"It":[64],"complete":[66],"complex":[68],"1024-point":[69],"within":[71],"10.1":[72],"\u03bcs.":[73]},"counts_by_year":[{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":3}],"updated_date":"2026-04-16T08:26:57.006410","created_date":"2025-10-10T00:00:00"}