{"id":"https://openalex.org/W2171335261","doi":"https://doi.org/10.1145/1120725.1121064","title":"Design of an efficient memory subsystem for network processor","display_name":"Design of an efficient memory subsystem for network processor","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W2171335261","doi":"https://doi.org/10.1145/1120725.1121064","mag":"2171335261"},"language":"en","primary_location":{"id":"doi:10.1145/1120725.1121064","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1120725.1121064","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 conference on Asia South Pacific design automation  - ASP-DAC '05","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090371996","display_name":"Shuguang Gong","orcid":null},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Shuguang Gong","raw_affiliation_strings":["Graduate School of the Chinese Academy of Sciences, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Graduate School of the Chinese Academy of Sciences, Beijing, China","institution_ids":["https://openalex.org/I19820366"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100768288","display_name":"Huawei Li","orcid":"https://orcid.org/0000-0001-8082-4218"},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Huawei Li","raw_affiliation_strings":["Graduate School of the Chinese Academy of Sciences, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Graduate School of the Chinese Academy of Sciences, Beijing, China","institution_ids":["https://openalex.org/I19820366"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001181823","display_name":"Yufeng Xu","orcid":null},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yufeng Xu","raw_affiliation_strings":["Graduate School of the Chinese Academy of Sciences, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Graduate School of the Chinese Academy of Sciences, Beijing, China","institution_ids":["https://openalex.org/I19820366"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100392678","display_name":"Tong Liu","orcid":"https://orcid.org/0000-0002-9582-3127"},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Tong Liu","raw_affiliation_strings":["Graduate School of the Chinese Academy of Sciences, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Graduate School of the Chinese Academy of Sciences, Beijing, China","institution_ids":["https://openalex.org/I19820366"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023380073","display_name":"Xiaowei Li","orcid":"https://orcid.org/0000-0002-0874-814X"},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaowei Li","raw_affiliation_strings":["Graduate School of the Chinese Academy of Sciences, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Graduate School of the Chinese Academy of Sciences, Beijing, China","institution_ids":["https://openalex.org/I19820366"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5090371996"],"corresponding_institution_ids":["https://openalex.org/I19820366"],"apc_list":null,"apc_paid":null,"fwci":0.2578,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.62138605,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"897","last_page":"897"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9941999912261963,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8445010185241699},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.6082814335823059},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.6049314737319946},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.5989524126052856},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.5950153470039368},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.5757438540458679},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.5338348746299744},{"id":"https://openalex.org/keywords/extended-memory","display_name":"Extended memory","score":0.5173553824424744},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.4919016361236572},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.47114840149879456},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4441070258617401},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.43932870030403137},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.4350982904434204},{"id":"https://openalex.org/keywords/network-processor","display_name":"Network processor","score":0.4146437644958496},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.4110243022441864},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.3725877106189728},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.3635394275188446},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.32272088527679443},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.312302827835083},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.2681630551815033},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.20503711700439453}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8445010185241699},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.6082814335823059},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.6049314737319946},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.5989524126052856},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.5950153470039368},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.5757438540458679},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.5338348746299744},{"id":"https://openalex.org/C171675096","wikidata":"https://www.wikidata.org/wiki/Q1143380","display_name":"Extended memory","level":4,"score":0.5173553824424744},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.4919016361236572},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.47114840149879456},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4441070258617401},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.43932870030403137},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.4350982904434204},{"id":"https://openalex.org/C74366991","wikidata":"https://www.wikidata.org/wiki/Q2755335","display_name":"Network processor","level":3,"score":0.4146437644958496},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.4110243022441864},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.3725877106189728},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3635394275188446},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.32272088527679443},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.312302827835083},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.2681630551815033},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.20503711700439453}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1120725.1121064","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1120725.1121064","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 conference on Asia South Pacific design automation  - ASP-DAC '05","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6800000071525574,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W78673292","https://openalex.org/W1528421543","https://openalex.org/W1968126448","https://openalex.org/W1970837734","https://openalex.org/W2033533939","https://openalex.org/W2079308701","https://openalex.org/W2102931888","https://openalex.org/W2104952512","https://openalex.org/W2132727849","https://openalex.org/W2143500864"],"related_works":["https://openalex.org/W2019238062","https://openalex.org/W3008068282","https://openalex.org/W2155373950","https://openalex.org/W4243618206","https://openalex.org/W2587873888","https://openalex.org/W2138825797","https://openalex.org/W3029446734","https://openalex.org/W1993089791","https://openalex.org/W773491645","https://openalex.org/W1979982061"],"abstract_inverted_index":{"The":[0,23,57],"rapid":[1],"growth":[2],"of":[3,32,79],"backbone":[4],"network":[5,13,33,92],"traffic":[6],"increases":[7],"the":[8,11,15,20,28,71,91],"gaps":[9],"among":[10],"available":[12],"bandwidth,":[14],"CPU":[16],"computation":[17],"power":[18],"and":[19,50,66,84],"memory":[21,24,40,48,54,59,73,80],"bandwidth.":[22],"bandwidth":[25],"has":[26],"become":[27],"main":[29],"performance":[30],"bottleneck":[31],"processor.":[34,93],"In":[35],"this":[36],"paper,":[37],"an":[38,76],"efficient":[39,77],"subsystem":[41],"design":[42,78],"is":[43,82],"proposed":[44,83],"which":[45],"combines":[46],"dynamic":[47,58],"allocation":[49,60],"a":[51],"novel":[52],"page-based":[53],"access":[55,65,74],"algorithm.":[56],"achieves":[61],"fast":[62],"random":[63],"packet":[64],"flexible":[67],"queue":[68],"management.":[69],"Utilizing":[70],"paged-based":[72],"algorithm,":[75],"controller":[81],"high":[85],"throughput":[86],"can":[87],"be":[88],"implemented":[89],"in":[90]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}