{"id":"https://openalex.org/W2006454106","doi":"https://doi.org/10.1145/1120725.1121063","title":"Area-IO DRAM/logic integration with system-in-a-package (SiP)","display_name":"Area-IO DRAM/logic integration with system-in-a-package (SiP)","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W2006454106","doi":"https://doi.org/10.1145/1120725.1121063","mag":"2006454106"},"language":"en","primary_location":{"id":"doi:10.1145/1120725.1121063","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1120725.1121063","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 conference on Asia South Pacific design automation  - ASP-DAC '05","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081090019","display_name":"Anru Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I185103710","display_name":"University of California, Santa Cruz","ror":"https://ror.org/03s65by71","country_code":"US","type":"education","lineage":["https://openalex.org/I185103710"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Anru Wang","raw_affiliation_strings":["University of California, Santa Cruz, CA","Dept. of Comput. Eng., California Univ., Santa Cruz, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Santa Cruz, CA","institution_ids":["https://openalex.org/I185103710"]},{"raw_affiliation_string":"Dept. of Comput. Eng., California Univ., Santa Cruz, CA, USA","institution_ids":["https://openalex.org/I185103710"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111531374","display_name":"Wayne Dai","orcid":null},"institutions":[{"id":"https://openalex.org/I185103710","display_name":"University of California, Santa Cruz","ror":"https://ror.org/03s65by71","country_code":"US","type":"education","lineage":["https://openalex.org/I185103710"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wayne Dai","raw_affiliation_strings":["University of California, Santa Cruz, CA","Dept. of Comput. Eng., California Univ., Santa Cruz, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Santa Cruz, CA","institution_ids":["https://openalex.org/I185103710"]},{"raw_affiliation_string":"Dept. of Comput. Eng., California Univ., Santa Cruz, CA, USA","institution_ids":["https://openalex.org/I185103710"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.12042792,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"893","last_page":"893"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.9395070672035217},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6922550797462463},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6175786256790161},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5741924047470093},{"id":"https://openalex.org/keywords/system-in-package","display_name":"System in package","score":0.5242602825164795},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5115247964859009},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.48314470052719116},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.4683593809604645},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.44708824157714844},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4311928153038025},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.42467084527015686},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3291611075401306},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.2500626742839813},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.15665015578269958},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.1351417601108551},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.12308052182197571},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.11308908462524414},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10921123623847961},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.09230667352676392}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.9395070672035217},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6922550797462463},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6175786256790161},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5741924047470093},{"id":"https://openalex.org/C146667757","wikidata":"https://www.wikidata.org/wiki/Q1457198","display_name":"System in package","level":3,"score":0.5242602825164795},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5115247964859009},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.48314470052719116},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.4683593809604645},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.44708824157714844},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4311928153038025},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.42467084527015686},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3291611075401306},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.2500626742839813},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.15665015578269958},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.1351417601108551},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.12308052182197571},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.11308908462524414},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10921123623847961},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.09230667352676392},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1120725.1121063","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1120725.1121063","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 conference on Asia South Pacific design automation  - ASP-DAC '05","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4000000059604645,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1514708370","https://openalex.org/W1536696925","https://openalex.org/W1986027887","https://openalex.org/W2002680387","https://openalex.org/W2095838875","https://openalex.org/W2099191732","https://openalex.org/W2148175823","https://openalex.org/W2171029439","https://openalex.org/W2563780430"],"related_works":["https://openalex.org/W2516517078","https://openalex.org/W1992487929","https://openalex.org/W4386903460","https://openalex.org/W4293430534","https://openalex.org/W4297812927","https://openalex.org/W2335743642","https://openalex.org/W2800412005","https://openalex.org/W2154976966","https://openalex.org/W2536264121","https://openalex.org/W4382618825"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3],"cost-effective":[4,84],"area-IO":[5,22,28,76],"DRAM":[6,29,90],"(aDRAM)/Logic":[7],"integration":[8,78],"implemented":[9],"with":[10,40,79,88],"CLC":[11],"(Chip-Laminate-Chip)-based":[12],"System-in-a-Package":[13],"(SiP)":[14],"technology.":[15],"By":[16],"inserting":[17],"512":[18],"area-IOs":[19],"into":[20],"the":[21,24,27],"DRAM,":[23],"bandwidth":[25,63],"of":[26],"can":[30],"achieve":[31],"10GB/s":[32],"when":[33],"working":[34],"under":[35],"166MHz.":[36],"An":[37],"interface":[38],"module":[39],"configurable":[41],"IO":[42],"width":[43],"was":[44],"also":[45,67],"developed":[46],"to":[47,53],"make":[48],"this":[49,70],"implementation":[50,85],"platform":[51],"able":[52],"be":[54],"adapted":[55],"by":[56],"various":[57],"applications.":[58],"A":[59],"performance":[60],"analysis,":[61],"including":[62],"and":[64,91],"power":[65],"is":[66,73],"presented":[68],"in":[69],"paper.":[71],"It":[72],"demonstrated":[74],"that":[75],"DRAM/Logic":[77],"SiP":[80],"technology":[81],"provides":[82],"significant":[83],"methodology":[86],"compared":[87],"embedded":[89],"off-chip":[92],"DRAM.":[93]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}