{"id":"https://openalex.org/W2106089733","doi":"https://doi.org/10.1145/1120725.1121061","title":"Constructing zero-deficiency parallel prefix adder of minimum depth","display_name":"Constructing zero-deficiency parallel prefix adder of minimum depth","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W2106089733","doi":"https://doi.org/10.1145/1120725.1121061","mag":"2106089733"},"language":"en","primary_location":{"id":"doi:10.1145/1120725.1121061","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1120725.1121061","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 conference on Asia South Pacific design automation  - ASP-DAC '05","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100882635","display_name":"Haikun Zhu","orcid":null},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Haikun Zhu","raw_affiliation_strings":["La Jolla, California","Dept. of Comput. Sci. & Eng., UCSD, La Jolla, CA, USA"],"affiliations":[{"raw_affiliation_string":"La Jolla, California","institution_ids":[]},{"raw_affiliation_string":"Dept. of Comput. Sci. & Eng., UCSD, La Jolla, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039615312","display_name":"Chung\u2010Kuan Cheng","orcid":"https://orcid.org/0000-0002-9865-8390"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chung-Kuan Cheng","raw_affiliation_strings":["La Jolla, California","Dept. of Comput. Sci. & Eng., UCSD, La Jolla, CA, USA"],"affiliations":[{"raw_affiliation_string":"La Jolla, California","institution_ids":[]},{"raw_affiliation_string":"Dept. of Comput. Sci. & Eng., UCSD, La Jolla, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005013807","display_name":"Ronald Graham","orcid":null},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ronald Graham","raw_affiliation_strings":["La Jolla, California","Dept. of Comput. Sci. & Eng., UCSD, La Jolla, CA, USA"],"affiliations":[{"raw_affiliation_string":"La Jolla, California","institution_ids":[]},{"raw_affiliation_string":"Dept. of Comput. Sci. & Eng., UCSD, La Jolla, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5100882635"],"corresponding_institution_ids":["https://openalex.org/I36258959"],"apc_list":null,"apc_paid":null,"fwci":2.4898,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":{"value":0.89287479,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"883","last_page":"883"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.9450139999389648},{"id":"https://openalex.org/keywords/prefix","display_name":"Prefix","score":0.8249908685684204},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.6147595047950745},{"id":"https://openalex.org/keywords/carry-save-adder","display_name":"Carry-save adder","score":0.5766763091087341},{"id":"https://openalex.org/keywords/zero","display_name":"Zero (linguistics)","score":0.5375281572341919},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5029498934745789},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4361191391944885},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.42770224809646606},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.4249271750450134},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08575329184532166}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.9450139999389648},{"id":"https://openalex.org/C141603448","wikidata":"https://www.wikidata.org/wiki/Q134830","display_name":"Prefix","level":2,"score":0.8249908685684204},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.6147595047950745},{"id":"https://openalex.org/C3227080","wikidata":"https://www.wikidata.org/wiki/Q5046770","display_name":"Carry-save adder","level":4,"score":0.5766763091087341},{"id":"https://openalex.org/C2780813799","wikidata":"https://www.wikidata.org/wiki/Q3274237","display_name":"Zero (linguistics)","level":2,"score":0.5375281572341919},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5029498934745789},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4361191391944885},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.42770224809646606},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.4249271750450134},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08575329184532166},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1120725.1121061","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1120725.1121061","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 conference on Asia South Pacific design automation  - ASP-DAC '05","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W271834072","https://openalex.org/W1485581708","https://openalex.org/W1491452386","https://openalex.org/W1508185798","https://openalex.org/W1553034866","https://openalex.org/W1584008964","https://openalex.org/W1603444000","https://openalex.org/W1604826642","https://openalex.org/W1963965124","https://openalex.org/W1979306010","https://openalex.org/W2082248799","https://openalex.org/W2094114668","https://openalex.org/W2102100360","https://openalex.org/W2131647018","https://openalex.org/W2147847555","https://openalex.org/W2168543008"],"related_works":["https://openalex.org/W2489015823","https://openalex.org/W2516396101","https://openalex.org/W2186498568","https://openalex.org/W4295540194","https://openalex.org/W2129868416","https://openalex.org/W2364181090","https://openalex.org/W4255416339","https://openalex.org/W2112595260","https://openalex.org/W3196607417","https://openalex.org/W2013839957"],"abstract_inverted_index":{"Parallel":[0],"prefix":[1,25,46,50,77,92,99,113],"adder":[2,26,51,78,100,137],"is":[3,52,103,138],"a":[4,49,72,97],"general":[5],"technique":[6],"for":[7,44],"speeding":[8],"up":[9],"binary":[10],"addition.":[11],"In":[12,66],"unit":[13],"delay":[14,125],"model,":[15],"we":[16,69],"denote":[17],"the":[18,84,116,134],"size":[19],"and":[20,30,107,124],"depth":[21,86],"of":[22,56,75,90,115,122],"an":[23],"n-bit":[24],"C(n)":[27],"as":[28],"SC(n)":[29],"dC(n)":[31,38,61],"respectively.":[32],"Snir":[33],"proved":[34],"that":[35,133],"sC(n)":[36,59],"+":[37,60],"\u2265":[39],"2n":[40,63],"-":[41,64],"2":[42],"holds":[43],"arbitrary":[45],"adders.":[47,93],"Hence,":[48],"said":[53],"to":[54],"be":[55],"zero-deficiency":[57,76,91],"if":[58],"=":[62],"2.":[65],"this":[67],"paper,":[68],"first":[70],"propose":[71],"new":[73],"architecture":[74],"dubbed":[79],"Z(d),":[80],"which":[81,102],"provably":[82],"has":[83],"minimal":[85],"among":[87],"all":[88],"kinds":[89],"We":[94],"then":[95],"design":[96],"64-bit":[98],"Z64,":[101],"derived":[104],"from":[105],"Z(d)|d=8,":[106],"compare":[108],"it":[109],"against":[110],"several":[111],"classical":[112],"adders":[114],"same":[117],"bit":[118],"width":[119],"in":[120,141],"terms":[121],"area":[123],"using":[126],"logical":[127],"effort":[128],"method.":[129],"The":[130],"result":[131],"shows":[132],"proposed":[135],"Z(d)":[136],"also":[139],"promising":[140],"practical":[142],"VLSI":[143],"design.":[144]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}