{"id":"https://openalex.org/W2018542522","doi":"https://doi.org/10.1145/1120725.1121060","title":"An advanced bit-line clamping scheme in magnetic RAM for wide sensing margin","display_name":"An advanced bit-line clamping scheme in magnetic RAM for wide sensing margin","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W2018542522","doi":"https://doi.org/10.1145/1120725.1121060","mag":"2018542522"},"language":"en","primary_location":{"id":"doi:10.1145/1120725.1121060","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1120725.1121060","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 conference on Asia South Pacific design automation  - ASP-DAC '05","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038529439","display_name":"Jongchul Lim","orcid":"https://orcid.org/0000-0001-8609-8747"},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Jong-Chul Lim","raw_affiliation_strings":["Korea University,, Sungbuk-gu, Seoul, Korea","Dept of Electron. Eng., Korea Univ., Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"Korea University,, Sungbuk-gu, Seoul, Korea","institution_ids":["https://openalex.org/I197347611"]},{"raw_affiliation_string":"Dept of Electron. Eng., Korea Univ., Seoul, South Korea","institution_ids":["https://openalex.org/I197347611"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109523816","display_name":"Hye-Seung Yu","orcid":null},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hye-Seung Yu","raw_affiliation_strings":["Korea University,, Sungbuk-gu, Seoul, Korea","Dept of Electron. Eng., Korea Univ., Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"Korea University,, Sungbuk-gu, Seoul, Korea","institution_ids":["https://openalex.org/I197347611"]},{"raw_affiliation_string":"Dept of Electron. Eng., Korea Univ., Seoul, South Korea","institution_ids":["https://openalex.org/I197347611"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019543711","display_name":"Jaesuk Choi","orcid":"https://orcid.org/0000-0002-3062-846X"},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jae-Suk Choi","raw_affiliation_strings":["Korea University,, Sungbuk-gu, Seoul, Korea","Dept of Electron. Eng., Korea Univ., Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"Korea University,, Sungbuk-gu, Seoul, Korea","institution_ids":["https://openalex.org/I197347611"]},{"raw_affiliation_string":"Dept of Electron. Eng., Korea Univ., Seoul, South Korea","institution_ids":["https://openalex.org/I197347611"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013743208","display_name":"Soo-Won Kim","orcid":"https://orcid.org/0000-0002-6637-0018"},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Soo-Won Kim","raw_affiliation_strings":["Korea University,, Sungbuk-gu, Seoul, Korea","Dept of Electron. Eng., Korea Univ., Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"Korea University,, Sungbuk-gu, Seoul, Korea","institution_ids":["https://openalex.org/I197347611"]},{"raw_affiliation_string":"Dept of Electron. Eng., Korea Univ., Seoul, South Korea","institution_ids":["https://openalex.org/I197347611"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5038529439"],"corresponding_institution_ids":["https://openalex.org/I197347611"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.14579036,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"877","last_page":"877"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10049","display_name":"Magnetic properties of thin films","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10049","display_name":"Magnetic properties of thin films","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clamping","display_name":"Clamping","score":0.7774686813354492},{"id":"https://openalex.org/keywords/magnetoresistive-random-access-memory","display_name":"Magnetoresistive random-access memory","score":0.6906375288963318},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6510009169578552},{"id":"https://openalex.org/keywords/line","display_name":"Line (geometry)","score":0.6032630205154419},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5760214924812317},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5337767601013184},{"id":"https://openalex.org/keywords/margin","display_name":"Margin (machine learning)","score":0.5107653141021729},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4820481240749359},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.48091360926628113},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.46847787499427795},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.46209707856178284},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.45613721013069153},{"id":"https://openalex.org/keywords/bit","display_name":"Bit (key)","score":0.438012957572937},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3029688000679016},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.28674742579460144},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.21496474742889404}],"concepts":[{"id":"https://openalex.org/C84111939","wikidata":"https://www.wikidata.org/wiki/Q5125465","display_name":"Clamping","level":2,"score":0.7774686813354492},{"id":"https://openalex.org/C46891859","wikidata":"https://www.wikidata.org/wiki/Q1061546","display_name":"Magnetoresistive random-access memory","level":3,"score":0.6906375288963318},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6510009169578552},{"id":"https://openalex.org/C198352243","wikidata":"https://www.wikidata.org/wiki/Q37105","display_name":"Line (geometry)","level":2,"score":0.6032630205154419},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5760214924812317},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5337767601013184},{"id":"https://openalex.org/C774472","wikidata":"https://www.wikidata.org/wiki/Q6760393","display_name":"Margin (machine learning)","level":2,"score":0.5107653141021729},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4820481240749359},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.48091360926628113},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.46847787499427795},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.46209707856178284},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.45613721013069153},{"id":"https://openalex.org/C117011727","wikidata":"https://www.wikidata.org/wiki/Q1278488","display_name":"Bit (key)","level":2,"score":0.438012957572937},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3029688000679016},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28674742579460144},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.21496474742889404},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1120725.1121060","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1120725.1121060","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 conference on Asia South Pacific design automation  - ASP-DAC '05","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.800000011920929,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1517457680","https://openalex.org/W1867964029","https://openalex.org/W2038170692","https://openalex.org/W2103214300","https://openalex.org/W2126439455","https://openalex.org/W2135250276","https://openalex.org/W2141161586","https://openalex.org/W2167869933","https://openalex.org/W2566193534"],"related_works":["https://openalex.org/W2047192493","https://openalex.org/W2174558087","https://openalex.org/W2070688558","https://openalex.org/W3216900515","https://openalex.org/W2375323968","https://openalex.org/W3139069345","https://openalex.org/W820893600","https://openalex.org/W2365637644","https://openalex.org/W4232260776","https://openalex.org/W2241101419"],"abstract_inverted_index":{"This":[0,76,118],"paper":[1],"proposes":[2],"the":[3,19,46],"bit-line":[4,51,61,81,106,120],"clamping":[5,82],"scheme":[6,67],"for":[7],"a":[8,37,90,98,105,134],"stable":[9,124],"signal":[10,55],"margin":[11],"in":[12,23,32,127,133],"Magnetoresistance":[13],"RAM.":[14],"MRAM":[15],"distinguishes":[16],"data":[17,125],"by":[18],"difference":[20],"of":[21],"resistance":[22,47],"MTJ.":[24],"However,":[25],"there":[26],"are":[27],"so":[28],"many":[29],"error":[30],"sources":[31],"MTJ":[33],"that":[34],"it":[35,111],"limits":[36],"yield":[38],"factor.":[39],"In":[40],"this":[41],"paper,":[42],"we":[43,57],"focus":[44],"on":[45],"variation":[48],"due":[49],"to":[50,59],"voltage.":[52],"For":[53],"maximum":[54],"difference,":[56],"try":[58],"reduce":[60],"voltage":[62,107,121],"as":[63,65],"low":[64],"possible.Proposed":[66],"employs":[68],"CBLSA,":[69],"equalizer":[70],"transistor":[71],"and":[72,84,110,116],"ITIMTJ":[73],"array":[74],"structure.":[75],"method":[77],"has":[78],"very":[79,113],"excellent":[80],"characteristic":[83],"overall":[85],"memory":[86,101],"can":[87,103],"be":[88],"designed":[89,132],"simple":[91],"architecture":[92],"using":[93],"current":[94],"mode":[95],"sensing.":[96],"As":[97],"result,":[99],"proposed":[100],"structure":[102],"clamp":[104],"under":[108],"0.15V":[109],"uses":[112],"small":[114],"power":[115],"area.":[117],"lower":[119],"promises":[122],"more":[123],"accessing":[126],"MRAM.":[128],"The":[129],"circuit":[130],"is":[131],"0.35um-CMOS":[135],"technology.":[136]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}