{"id":"https://openalex.org/W2052049614","doi":"https://doi.org/10.1145/1120725.1121048","title":"A fractional delay-locked loop for on chip clock generation applications","display_name":"A fractional delay-locked loop for on chip clock generation applications","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W2052049614","doi":"https://doi.org/10.1145/1120725.1121048","mag":"2052049614"},"language":"en","primary_location":{"id":"doi:10.1145/1120725.1121048","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1120725.1121048","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 conference on Asia South Pacific design automation  - ASP-DAC '05","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102738018","display_name":"Pooya Torkzadeh","orcid":null},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"P. Torkzadeh","raw_affiliation_strings":["Sharif Univ. of Tech., Tehran","Dept. of Electr. Eng., SHARIF Univ. of Technol., Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Sharif Univ. of Tech., Tehran","institution_ids":["https://openalex.org/I133529467"]},{"raw_affiliation_string":"Dept. of Electr. Eng., SHARIF Univ. of Technol., Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052867620","display_name":"Armin Tajalli","orcid":"https://orcid.org/0000-0002-0222-3561"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"A. Tajalli","raw_affiliation_strings":["Iran Microelectronics Research Center","Dept. of Electr. Eng., SHARIF Univ. of Technol., Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Iran Microelectronics Research Center","institution_ids":[]},{"raw_affiliation_string":"Dept. of Electr. Eng., SHARIF Univ. of Technol., Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088047250","display_name":"M. Atarodi","orcid":"https://orcid.org/0000-0002-8090-109X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"M. Atarodi","raw_affiliation_strings":["Mix Core Design"],"affiliations":[{"raw_affiliation_string":"Mix Core Design","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5102738018"],"corresponding_institution_ids":["https://openalex.org/I133529467"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.14336152,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1300","last_page":"1300"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8306540250778198},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.7692263722419739},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.622548520565033},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5460911989212036},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.527337908744812},{"id":"https://openalex.org/keywords/pll-multibit","display_name":"PLL multibit","score":0.5114259123802185},{"id":"https://openalex.org/keywords/delay-locked-loop","display_name":"Delay-locked loop","score":0.505054771900177},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.49329322576522827},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.48795169591903687},{"id":"https://openalex.org/keywords/integer","display_name":"Integer (computer science)","score":0.45134398341178894},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.44285908341407776},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.4237784445285797},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.26804667711257935},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.24264511466026306},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2301585078239441},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20654499530792236},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.14496031403541565}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8306540250778198},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.7692263722419739},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.622548520565033},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5460911989212036},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.527337908744812},{"id":"https://openalex.org/C77881186","wikidata":"https://www.wikidata.org/wiki/Q7119642","display_name":"PLL multibit","level":4,"score":0.5114259123802185},{"id":"https://openalex.org/C190462668","wikidata":"https://www.wikidata.org/wiki/Q492265","display_name":"Delay-locked loop","level":4,"score":0.505054771900177},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.49329322576522827},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.48795169591903687},{"id":"https://openalex.org/C97137487","wikidata":"https://www.wikidata.org/wiki/Q729138","display_name":"Integer (computer science)","level":2,"score":0.45134398341178894},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.44285908341407776},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.4237784445285797},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.26804667711257935},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.24264511466026306},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2301585078239441},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20654499530792236},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.14496031403541565},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1120725.1121048","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1120725.1121048","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 conference on Asia South Pacific design automation  - ASP-DAC '05","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.6700000166893005,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1531507444","https://openalex.org/W1580654973","https://openalex.org/W1967104874","https://openalex.org/W2116788671","https://openalex.org/W2134899771","https://openalex.org/W2143232235","https://openalex.org/W2408035689"],"related_works":["https://openalex.org/W2401743820","https://openalex.org/W2354050524","https://openalex.org/W766471173","https://openalex.org/W2899616528","https://openalex.org/W4295813049","https://openalex.org/W2389594899","https://openalex.org/W1997845338","https://openalex.org/W2900271051","https://openalex.org/W2976219355","https://openalex.org/W2142978107"],"abstract_inverted_index":{"A":[0],"fractional":[1,42],"multiplying":[2],"delay-locked":[3],"loop":[4],"(FMDLL)":[5],"for":[6],"high":[7],"speed":[8],"on-chip":[9],"clock":[10],"generation":[11],"applications":[12],"is":[13],"presented.":[14],"The":[15],"proposed":[16],"DLL":[17],"architecture":[18],"overcomes":[19],"some":[20,73],"drawbacks":[21],"of":[22,36,59],"phase-locked":[23],"loops":[24],"(PLLs)":[25],"such":[26],"as":[27,39],"jitter":[28],"accumulation":[29],"and":[30],"stability":[31],"while":[32],"maintaining":[33],"the":[34,97,101],"advantageous":[35],"a":[37,40,88],"PLL":[38],"multi-rate":[41],"frequency":[43,46],"multiplier.The":[44],"output":[45,102],"range":[47],"can":[48],"be":[49,78,93],"tuned":[50],"from":[51],"1GHz":[52],"to":[53,95],"2.5GHz":[54],"with":[55],"selectable":[56],"multiplication":[57],"ratios":[58],"M":[60],"+":[61],"0.05":[62],"x":[63],"K":[64,68,76],"where":[65],"1":[66],"\u2264":[67,69],"19.":[70],"To":[71],"generate":[72],"finer":[74],"ratios,":[75],"could":[77,92],"changed":[79],"between":[80],"two":[81],"consecutive":[82],"integer":[83],"numbers.":[84],"In":[85],"this":[86],"situation,":[87],"digital":[89],"delta-sigma":[90],"modulator":[91],"used":[94],"suppress":[96],"spurs":[98],"existing":[99],"in":[100],"spectrum.":[103]},"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}