{"id":"https://openalex.org/W2004171361","doi":"https://doi.org/10.1145/1120725.1121038","title":"Using GALS architecture to reduce the impact of long wire delay on FPGA performance","display_name":"Using GALS architecture to reduce the impact of long wire delay on FPGA performance","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W2004171361","doi":"https://doi.org/10.1145/1120725.1121038","mag":"2004171361"},"language":"en","primary_location":{"id":"doi:10.1145/1120725.1121038","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1120725.1121038","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 conference on Asia South Pacific design automation  - ASP-DAC '05","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112762702","display_name":"Xin Jia","orcid":null},"institutions":[{"id":"https://openalex.org/I63135867","display_name":"University of Cincinnati","ror":"https://ror.org/01e3m7079","country_code":"US","type":"education","lineage":["https://openalex.org/I63135867"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Xin Jia","raw_affiliation_strings":["Dept. of ECECS, Cincinnati Univ., OH, USA"],"affiliations":[{"raw_affiliation_string":"Dept. of ECECS, Cincinnati Univ., OH, USA","institution_ids":["https://openalex.org/I63135867"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040975645","display_name":"Ranga Vemuri","orcid":"https://orcid.org/0000-0002-4903-2746"},"institutions":[{"id":"https://openalex.org/I63135867","display_name":"University of Cincinnati","ror":"https://ror.org/01e3m7079","country_code":"US","type":"education","lineage":["https://openalex.org/I63135867"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ranga Vemuri","raw_affiliation_strings":["Dept. of ECECS, Cincinnati Univ., OH, USA"],"affiliations":[{"raw_affiliation_string":"Dept. of ECECS, Cincinnati Univ., OH, USA","institution_ids":["https://openalex.org/I63135867"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5112762702"],"corresponding_institution_ids":["https://openalex.org/I63135867"],"apc_list":null,"apc_paid":null,"fwci":2.1341,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.86967861,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1260","last_page":"1260"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7976913452148438},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6535459160804749},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6405159831047058},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5023088455200195},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4572772979736328},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33039504289627075}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7976913452148438},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6535459160804749},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6405159831047058},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5023088455200195},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4572772979736328},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33039504289627075},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1120725.1121038","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1120725.1121038","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 conference on Asia South Pacific design automation  - ASP-DAC '05","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1507966650","https://openalex.org/W1553739034","https://openalex.org/W1561252668","https://openalex.org/W1972887087","https://openalex.org/W1975165972","https://openalex.org/W2008646625","https://openalex.org/W2030604232","https://openalex.org/W2117869698","https://openalex.org/W2143602055","https://openalex.org/W2146127897","https://openalex.org/W2163782015","https://openalex.org/W2169321900","https://openalex.org/W2170950282","https://openalex.org/W3139716845"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W2363944576","https://openalex.org/W1996242078","https://openalex.org/W2351041855","https://openalex.org/W2570254841","https://openalex.org/W2742986847","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2160474882"],"abstract_inverted_index":{"Interconnect":[0],"delay":[1,62],"is":[2,23,41,66,101,116,128],"becoming":[3],"a":[4,25,37,77,81,91,131,142,150],"major":[5,78],"roadblock":[6],"to":[7,28,42,94,107],"FPGA":[8,39],"performance":[9,127,132,143],"with":[10,119],"technology":[11],"scaling":[12],"and":[13,113,140],"growing":[14],"chip":[15],"sizes.":[16],"globally":[17],"asynchronous":[18,56,72],"locally":[19],"synchronous":[20],"(GALS)":[21],"design":[22,33,92,138],"considered":[24],"potential":[26],"solution":[27],"this":[29,87,96],"issue.":[30],"An":[31],"important":[32],"decision":[34],"in":[35],"building":[36],"GALS":[38,46,51,83,110,151],"architecture":[40],"determine":[43],"the":[44,55,60,69,108],"appropriate":[45],"island":[47,52,65,84,111],"size.":[48,85],"A":[49],"large":[50],"will":[53],"reduce":[54],"communication":[57,73],"overhead":[58,74],"but":[59],"interconnect":[61],"inside":[63],"an":[64],"increased.":[67],"On":[68],"other":[70],"hand,":[71],"could":[75],"be":[76],"concern":[79],"for":[80],"small":[82],"In":[86],"paper,":[88],"we":[89],"propose":[90],"flow":[93,139],"investigate":[95],"tradeoff.":[97],"The":[98,124],"input":[99],"circuit":[100],"first":[102],"divided":[103],"into":[104],"partitions":[105],"according":[106],"specified":[109],"size":[112],"each":[114],"partition":[115],"then":[117],"implemented":[118],"commercially":[120],"available":[121],"CAD":[122],"tools.":[123],"overall":[125],"system":[126],"estimated":[129],"by":[130,148],"evaluator.":[133],"Experimental":[134],"results":[135],"validate":[136],"our":[137],"show":[141],"improvement":[144],"of":[145],"around":[146],"20%":[147],"adopting":[149],"architecture.":[152]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}