{"id":"https://openalex.org/W2158759727","doi":"https://doi.org/10.1145/1120725.1121022","title":"Adiabatic CMOS gate and adiabatic circuit design for low-power applications","display_name":"Adiabatic CMOS gate and adiabatic circuit design for low-power applications","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W2158759727","doi":"https://doi.org/10.1145/1120725.1121022","mag":"2158759727"},"language":"en","primary_location":{"id":"doi:10.1145/1120725.1121022","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1120725.1121022","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 conference on Asia South Pacific design automation  - ASP-DAC '05","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012868072","display_name":"Guoqiang Hang","orcid":null},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Guoqiang Hang","raw_affiliation_strings":["Zhejiang University, Hangzhou, China"],"affiliations":[{"raw_affiliation_string":"Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I76130692"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5012868072"],"corresponding_institution_ids":["https://openalex.org/I76130692"],"apc_list":null,"apc_paid":null,"fwci":0.3557,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.67953943,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"803","last_page":"803"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adiabatic-circuit","display_name":"Adiabatic circuit","score":0.9542121291160583},{"id":"https://openalex.org/keywords/adiabatic-process","display_name":"Adiabatic process","score":0.7643499374389648},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6103459596633911},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5877764821052551},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.5755525827407837},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.5562922358512878},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5397909283638},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4883582293987274},{"id":"https://openalex.org/keywords/transmission-gate","display_name":"Transmission gate","score":0.45906737446784973},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4534676969051361},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.39887672662734985},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3637610077857971},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.31496819853782654},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.277616024017334},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.25626903772354126},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.24287211894989014},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.21493595838546753}],"concepts":[{"id":"https://openalex.org/C87606752","wikidata":"https://www.wikidata.org/wiki/Q4682637","display_name":"Adiabatic circuit","level":5,"score":0.9542121291160583},{"id":"https://openalex.org/C109663097","wikidata":"https://www.wikidata.org/wiki/Q182453","display_name":"Adiabatic process","level":2,"score":0.7643499374389648},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6103459596633911},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5877764821052551},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.5755525827407837},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.5562922358512878},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5397909283638},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4883582293987274},{"id":"https://openalex.org/C2780949067","wikidata":"https://www.wikidata.org/wiki/Q1136752","display_name":"Transmission gate","level":4,"score":0.45906737446784973},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4534676969051361},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.39887672662734985},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3637610077857971},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.31496819853782654},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.277616024017334},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.25626903772354126},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.24287211894989014},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.21493595838546753},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1120725.1121022","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1120725.1121022","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 conference on Asia South Pacific design automation  - ASP-DAC '05","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8500000238418579,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W2015853231","https://openalex.org/W2045383911","https://openalex.org/W2045384631","https://openalex.org/W2094327253","https://openalex.org/W2105946429","https://openalex.org/W2122984966","https://openalex.org/W2123607016","https://openalex.org/W2125584874","https://openalex.org/W2128332136","https://openalex.org/W2134152944","https://openalex.org/W2147970500","https://openalex.org/W2537345777"],"related_works":["https://openalex.org/W2187717486","https://openalex.org/W3091802476","https://openalex.org/W1861470194","https://openalex.org/W2128096982","https://openalex.org/W4320030318","https://openalex.org/W2347394664","https://openalex.org/W2096561527","https://openalex.org/W2130293049","https://openalex.org/W2007403364","https://openalex.org/W2988242922"],"abstract_inverted_index":{"The":[0],"methodology":[1],"for":[2,15,45],"designing":[3],"adiabatic":[4,27,49,59,74],"circuits":[5,50,75],"employing":[6],"two-phase":[7],"power":[8,32],"clock,":[9],"is":[10,38,62],"investigated.":[11],"First,":[12],"algebraic":[13],"expressions":[14],"and":[16,34,53,81],"properties":[17],"of":[18,26,48,57],"power-clocked":[19],"signals":[20],"are":[21,51],"discussed.":[22],"Then":[23],"the":[24,46,72],"design":[25,47,55],"gates":[28,37],"based":[29],"on":[30],"AC":[31],"supply":[33],"CMOS":[35],"transmission":[36],"analyzed.":[39],"On":[40],"this":[41],"basis,":[42],"basic":[43],"rules":[44],"proposed,":[52],"a":[54,67,77],"example":[56],"an":[58],"full":[60],"adder":[61],"demonstrated.":[63],"SPICE":[64],"simulations":[65],"using":[66],"trapezoidal":[68],"power-clock":[69],"demonstrate":[70],"that":[71],"designed":[73],"have":[76],"correct":[78],"logic":[79],"function":[80],"ultra":[82],"low-power":[83],"characteristics.":[84]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}