{"id":"https://openalex.org/W2108701539","doi":"https://doi.org/10.1145/1120725.1121017","title":"Clustering techniques for coarse-grained, antifuse FPGAs","display_name":"Clustering techniques for coarse-grained, antifuse FPGAs","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W2108701539","doi":"https://doi.org/10.1145/1120725.1121017","mag":"2108701539"},"language":"en","primary_location":{"id":"doi:10.1145/1120725.1121017","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1120725.1121017","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 conference on Asia South Pacific design automation  - ASP-DAC '05","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109249178","display_name":"Chang Woo Kang","orcid":null},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Chang Woo Kang","raw_affiliation_strings":["Dept. of Electr. Eng, Syst., Southern California Univ., Los Angeles, CA., USA"],"affiliations":[{"raw_affiliation_string":"Dept. of Electr. Eng, Syst., Southern California Univ., Los Angeles, CA., USA","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044650311","display_name":"Massoud Pedram","orcid":"https://orcid.org/0000-0002-2677-7307"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Massoud Pedram","raw_affiliation_strings":["Dept. of Electr. Eng, Syst., Southern California Univ., Los Angeles, CA., USA"],"affiliations":[{"raw_affiliation_string":"Dept. of Electr. Eng, Syst., Southern California Univ., Los Angeles, CA., USA","institution_ids":["https://openalex.org/I1174212"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5109249178"],"corresponding_institution_ids":["https://openalex.org/I1174212"],"apc_list":null,"apc_paid":null,"fwci":0.7114,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.74389039,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"785","last_page":"785"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cluster-analysis","display_name":"Cluster analysis","score":0.845731258392334},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6448168158531189},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.6322431564331055},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4789201021194458},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.47059619426727295},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4053839147090912},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.363986611366272},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1871509850025177},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.15199103951454163}],"concepts":[{"id":"https://openalex.org/C73555534","wikidata":"https://www.wikidata.org/wiki/Q622825","display_name":"Cluster analysis","level":2,"score":0.845731258392334},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6448168158531189},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.6322431564331055},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4789201021194458},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.47059619426727295},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4053839147090912},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.363986611366272},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1871509850025177},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.15199103951454163},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1120725.1121017","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1120725.1121017","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 conference on Asia South Pacific design automation  - ASP-DAC '05","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":54,"referenced_works":["https://openalex.org/W152265269","https://openalex.org/W170767823","https://openalex.org/W1480203124","https://openalex.org/W1511688816","https://openalex.org/W1523051745","https://openalex.org/W1603444000","https://openalex.org/W1824999034","https://openalex.org/W1978599303","https://openalex.org/W1982882434","https://openalex.org/W1984588379","https://openalex.org/W1988118342","https://openalex.org/W1988808121","https://openalex.org/W2002641171","https://openalex.org/W2004015744","https://openalex.org/W2005375055","https://openalex.org/W2006152335","https://openalex.org/W2013409221","https://openalex.org/W2016748970","https://openalex.org/W2024060531","https://openalex.org/W2029541370","https://openalex.org/W2030094243","https://openalex.org/W2050272710","https://openalex.org/W2056667966","https://openalex.org/W2062944884","https://openalex.org/W2063177420","https://openalex.org/W2069162780","https://openalex.org/W2070053315","https://openalex.org/W2080267935","https://openalex.org/W2097521167","https://openalex.org/W2098047532","https://openalex.org/W2105715355","https://openalex.org/W2106290133","https://openalex.org/W2106448546","https://openalex.org/W2111756578","https://openalex.org/W2113645429","https://openalex.org/W2120666737","https://openalex.org/W2120762644","https://openalex.org/W2125469204","https://openalex.org/W2132225593","https://openalex.org/W2134401100","https://openalex.org/W2139637699","https://openalex.org/W2143952469","https://openalex.org/W2149513075","https://openalex.org/W2150281391","https://openalex.org/W2151731855","https://openalex.org/W2160474882","https://openalex.org/W2163599210","https://openalex.org/W2164104739","https://openalex.org/W2165698417","https://openalex.org/W2168126808","https://openalex.org/W2170510975","https://openalex.org/W2421250929","https://openalex.org/W2752885492","https://openalex.org/W3000171651"],"related_works":["https://openalex.org/W2030816003","https://openalex.org/W4239992647","https://openalex.org/W1554458299","https://openalex.org/W2076325756","https://openalex.org/W81423522","https://openalex.org/W2150013480","https://openalex.org/W1509860481","https://openalex.org/W2488264085","https://openalex.org/W4386206750","https://openalex.org/W1989362889"],"abstract_inverted_index":{"In":[0],"this":[1,19,31],"paper,":[2],"we":[3,77],"present":[4],"area":[5],"and":[6,26,43,76,127],"performance-driven":[7,89,129],"clustering":[8,116,130],"techniques":[9],"for":[10],"coarse-grained,":[11],"antifuse-based":[12],"FPGAs.":[13],"A":[14],"macro":[15,32,63,94,122],"logic":[16,38,64,95,123],"cell":[17],"in":[18],"class":[20],"of":[21,36,61,93,107,121],"FPGAs":[22],"has":[23],"multiple":[24,27],"inputs":[25],"outputs.":[28],"Starting":[29],"with":[30,49],"cell,":[33],"a":[34,44,68,139],"library":[35],"small":[37],"cells":[39,65,96,124],"can":[40],"be":[41],"generated":[42],"target":[45],"network":[46],"was":[47],"mapped":[48],"the":[50,53,59,79,85,88,91,98,105,114,119,128,132],"library.":[51],"For":[52,87],"minimum-area":[54],"clustering,":[55,90],"our":[56],"algorithm":[57,117],"minimizes":[58],"number":[60,92,120],"required":[62],"to":[66,138],"cover":[67],"network.":[69],"Two":[70],"linear":[71],"equations":[72],"were":[73],"set":[74],"up":[75],"found":[78],"optimal":[80],"mapping":[81],"solution":[82],"by":[83,103,125,135],"using":[84,104],"equations.":[86],"on":[97],"critical":[99],"path":[100],"is":[101],"minimized":[102],"extension":[106],"Lawler's":[108],"algorithm.":[109],"The":[110],"results":[111],"show":[112],"that":[113],"area-driven":[115],"reduced":[118,131],"12.29%":[126],"maximum":[133],"depth":[134],"44.75%":[136],"compared":[137],"commercial":[140],"tool.":[141]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}