{"id":"https://openalex.org/W1973062518","doi":"https://doi.org/10.1145/1120725.1121015","title":"Three-dimensional place and route for FPGAs","display_name":"Three-dimensional place and route for FPGAs","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W1973062518","doi":"https://doi.org/10.1145/1120725.1121015","mag":"1973062518"},"language":"en","primary_location":{"id":"doi:10.1145/1120725.1121015","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1120725.1121015","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 conference on Asia South Pacific design automation  - ASP-DAC '05","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086561910","display_name":"Cristinel Ababei","orcid":"https://orcid.org/0000-0002-7609-5304"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Cristinel Ababei","raw_affiliation_strings":["University of Minnesota, Minneapolis MN","Dept. of Electr. & Comput. Eng., Minnesota Univ., MN, USA"],"affiliations":[{"raw_affiliation_string":"University of Minnesota, Minneapolis MN","institution_ids":["https://openalex.org/I130238516"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Minnesota Univ., MN, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010898661","display_name":"Hushrav Mogal","orcid":null},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hushrav Mogal","raw_affiliation_strings":["University of Minnesota, Minneapolis MN","Dept. of Electr. & Comput. Eng., Minnesota Univ., MN, USA"],"affiliations":[{"raw_affiliation_string":"University of Minnesota, Minneapolis MN","institution_ids":["https://openalex.org/I130238516"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Minnesota Univ., MN, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013257804","display_name":"Kia Bazargan","orcid":"https://orcid.org/0000-0003-3624-7366"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kia Bazargan","raw_affiliation_strings":["University of Minnesota, Minneapolis MN","Dept. of Electr. & Comput. Eng., Minnesota Univ., MN, USA"],"affiliations":[{"raw_affiliation_string":"University of Minnesota, Minneapolis MN","institution_ids":["https://openalex.org/I130238516"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Minnesota Univ., MN, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5086561910"],"corresponding_institution_ids":["https://openalex.org/I130238516"],"apc_list":null,"apc_paid":null,"fwci":5.0786,"has_fulltext":false,"cited_by_count":31,"citation_normalized_percentile":{"value":0.95050047,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"773","last_page":"773"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.831085205078125},{"id":"https://openalex.org/keywords/simulated-annealing","display_name":"Simulated annealing","score":0.7730942964553833},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6896182298660278},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6571545600891113},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.5559751391410828},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4597824215888977},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4306960701942444},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.31775718927383423},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.18379414081573486}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.831085205078125},{"id":"https://openalex.org/C126980161","wikidata":"https://www.wikidata.org/wiki/Q863783","display_name":"Simulated annealing","level":2,"score":0.7730942964553833},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6896182298660278},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6571545600891113},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.5559751391410828},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4597824215888977},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4306960701942444},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.31775718927383423},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.18379414081573486},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/1120725.1121015","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1120725.1121015","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 conference on Asia South Pacific design automation  - ASP-DAC '05","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.77.7254","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.77.7254","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ece.umn.edu/users/kia/Papers/2005/aspdac05_3dFPGA_plc.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.79.4340","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.79.4340","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ece.umn.edu/users/kia/Papers/2005/TCAD05_xxxx_TPR.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.4300000071525574}],"awards":[],"funders":[{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":35,"referenced_works":["https://openalex.org/W1511688816","https://openalex.org/W1523051745","https://openalex.org/W1536364934","https://openalex.org/W1605711829","https://openalex.org/W1893702321","https://openalex.org/W1903405547","https://openalex.org/W1979569488","https://openalex.org/W2002041333","https://openalex.org/W2040235692","https://openalex.org/W2079078065","https://openalex.org/W2079966248","https://openalex.org/W2083007561","https://openalex.org/W2100038564","https://openalex.org/W2102502584","https://openalex.org/W2111756578","https://openalex.org/W2112805885","https://openalex.org/W2113911387","https://openalex.org/W2114542420","https://openalex.org/W2120149280","https://openalex.org/W2120970098","https://openalex.org/W2130256358","https://openalex.org/W2135606070","https://openalex.org/W2138438526","https://openalex.org/W2139243942","https://openalex.org/W2139637699","https://openalex.org/W2141473386","https://openalex.org/W2142184646","https://openalex.org/W2144149750","https://openalex.org/W2152446494","https://openalex.org/W2154668695","https://openalex.org/W2156340730","https://openalex.org/W2157558963","https://openalex.org/W2160474882","https://openalex.org/W2170550019","https://openalex.org/W2538857334"],"related_works":["https://openalex.org/W2138311189","https://openalex.org/W2110265185","https://openalex.org/W3146360095","https://openalex.org/W2016970881","https://openalex.org/W2184011203","https://openalex.org/W1990828594","https://openalex.org/W2333804548","https://openalex.org/W3093450488","https://openalex.org/W3163301441","https://openalex.org/W2027159884"],"abstract_inverted_index":{"We":[0,46],"present":[1],"timing-driven":[2],"partitioning":[3],"and":[4,33,62,84],"simulated":[5],"annealing":[6],"based":[7],"placement":[8],"algorithms":[9],"together":[10],"with":[11,27],"a":[12,51,77],"detailed":[13],"routing":[14],"tool":[15,49],"for":[16,69],"3D":[17,65,101],"FPGA":[18,70],"integration.":[19,102],"The":[20],"circuit":[21],"is":[22],"first":[23],"divided":[24],"into":[25],"layers":[26,97],"limited":[28],"number":[29],"of":[30,43,60,80],"inter-layer":[31],"vias,":[32],"then":[34],"placed":[35],"on":[36,75],"individual":[37],"layers,":[38],"while":[39],"minimizing":[40],"the":[41,55],"delay":[42,61],"critical":[44],"paths.":[45],"use":[47],"our":[48],"as":[50],"platform":[52],"to":[53],"explore":[54],"potential":[56],"benefits":[57],"in":[58,82,86,100],"terms":[59],"wire-length":[63,83],"that":[64],"technologies":[66],"can":[67,88],"offer":[68],"fabrics.":[71],"Experimental":[72],"results":[73],"show":[74],"average":[76],"total":[78],"decrease":[79],"21%":[81],"24%":[85],"delay,":[87],"be":[89],"achieved":[90],"over":[91],"traditional":[92],"2D":[93],"chips,":[94],"when":[95],"five":[96],"are":[98],"used":[99]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}