{"id":"https://openalex.org/W2135987877","doi":"https://doi.org/10.1145/1120725.1120987","title":"Leakage control in FPGA routing fabric","display_name":"Leakage control in FPGA routing fabric","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W2135987877","doi":"https://doi.org/10.1145/1120725.1120987","mag":"2135987877"},"language":"en","primary_location":{"id":"doi:10.1145/1120725.1120987","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1120725.1120987","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 conference on Asia South Pacific design automation  - ASP-DAC '05","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078427610","display_name":"Suresh Srinivasan","orcid":"https://orcid.org/0000-0002-0228-8795"},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Suresh Srinivasan","raw_affiliation_strings":["Pennsylvania State University, University Park, PA","PENNSYLVANIA STATE UNIVERSITY, UNIVERSITY PARK, PA"],"affiliations":[{"raw_affiliation_string":"Pennsylvania State University, University Park, PA","institution_ids":["https://openalex.org/I130769515"]},{"raw_affiliation_string":"PENNSYLVANIA STATE UNIVERSITY, UNIVERSITY PARK, PA","institution_ids":["https://openalex.org/I130769515"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044867230","display_name":"Aman Gayasen","orcid":null},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Gayasen","raw_affiliation_strings":["Pennsylvania State University, University Park, PA","PENNSYLVANIA STATE UNIVERSITY, UNIVERSITY PARK, PA"],"affiliations":[{"raw_affiliation_string":"Pennsylvania State University, University Park, PA","institution_ids":["https://openalex.org/I130769515"]},{"raw_affiliation_string":"PENNSYLVANIA STATE UNIVERSITY, UNIVERSITY PARK, PA","institution_ids":["https://openalex.org/I130769515"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103547260","display_name":"N. Vijaykrishnan","orcid":null},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"N. Vijaykrishnan","raw_affiliation_strings":["Pennsylvania State University, University Park, PA","PENNSYLVANIA STATE UNIVERSITY, UNIVERSITY PARK, PA"],"affiliations":[{"raw_affiliation_string":"Pennsylvania State University, University Park, PA","institution_ids":["https://openalex.org/I130769515"]},{"raw_affiliation_string":"PENNSYLVANIA STATE UNIVERSITY, UNIVERSITY PARK, PA","institution_ids":["https://openalex.org/I130769515"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030859604","display_name":"Tim Tuan","orcid":null},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"T. Tuan","raw_affiliation_strings":["Xilinx Research Labs., San Jose, CA","Xilinx Research Labs., San Jose, CA#TAB#"],"affiliations":[{"raw_affiliation_string":"Xilinx Research Labs., San Jose, CA","institution_ids":["https://openalex.org/I32923980"]},{"raw_affiliation_string":"Xilinx Research Labs., San Jose, CA#TAB#","institution_ids":["https://openalex.org/I32923980"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5078427610"],"corresponding_institution_ids":["https://openalex.org/I130769515"],"apc_list":null,"apc_paid":null,"fwci":3.6276,"has_fulltext":false,"cited_by_count":26,"citation_normalized_percentile":{"value":0.92942958,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"661","last_page":"661"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8178210258483887},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.8028100728988647},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.7297622561454773},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.640186071395874},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6137292981147766},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6009398698806763},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5225329399108887},{"id":"https://openalex.org/keywords/leakage-power","display_name":"Leakage power","score":0.46172255277633667},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.32261204719543457},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.27790796756744385},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2334757149219513},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.2267787754535675},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.20046749711036682},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.14966389536857605},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.13488394021987915},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11861947178840637}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8178210258483887},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.8028100728988647},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.7297622561454773},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.640186071395874},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6137292981147766},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6009398698806763},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5225329399108887},{"id":"https://openalex.org/C2987719587","wikidata":"https://www.wikidata.org/wiki/Q1811428","display_name":"Leakage power","level":4,"score":0.46172255277633667},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.32261204719543457},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.27790796756744385},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2334757149219513},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.2267787754535675},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.20046749711036682},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.14966389536857605},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.13488394021987915},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11861947178840637},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1120725.1120987","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1120725.1120987","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 conference on Asia South Pacific design automation  - ASP-DAC '05","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.120.784","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.120.784","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://php.cse.psu.edu/~mdl/paper/suresh-aspdac.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1557877906","https://openalex.org/W1719300925","https://openalex.org/W2029541370","https://openalex.org/W2097521167","https://openalex.org/W2124021899","https://openalex.org/W2125469204","https://openalex.org/W2137978438","https://openalex.org/W2159142998","https://openalex.org/W2163108907","https://openalex.org/W2165788555"],"related_works":["https://openalex.org/W4323268213","https://openalex.org/W2101047079","https://openalex.org/W4242128654","https://openalex.org/W2900067469","https://openalex.org/W2130342263","https://openalex.org/W2968511773","https://openalex.org/W2945100936","https://openalex.org/W2128559064","https://openalex.org/W2316140901","https://openalex.org/W1966025033"],"abstract_inverted_index":{"As":[0],"FPGA":[1,21],"designs":[2],"in":[3,25,30,55],"65nm":[4],"are":[5],"being":[6],"explored,":[7],"reducing":[8,38],"leakage":[9,22,40],"power":[10],"becomes":[11],"an":[12],"important":[13],"design":[14,52],"issue.":[15],"A":[16],"significant":[17],"portion":[18],"of":[19,41,68],"the":[20,26,31,39,51,66],"is":[23],"expended":[24],"unused":[27,43],"multiplexers":[28,44],"used":[29],"interconnect":[32],"fabric.":[33],"This":[34],"work":[35],"focuses":[36],"on":[37],"these":[42],"by":[45],"controlling":[46],"their":[47],"inputs.":[48],"We":[49],"investigate":[50],"issues":[53],"involved":[54],"implementing":[56],"such":[57],"a":[58],"technique":[59],"and":[60],"also":[61],"show":[62],"experimental":[63],"results":[64],"demonstrating":[65],"effectiveness":[67],"our":[69],"approach.":[70]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":2},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}