{"id":"https://openalex.org/W2123400059","doi":"https://doi.org/10.1145/1120725.1120985","title":"Exploiting temporal idleness to reduce leakage power in programmable architectures","display_name":"Exploiting temporal idleness to reduce leakage power in programmable architectures","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W2123400059","doi":"https://doi.org/10.1145/1120725.1120985","mag":"2123400059"},"language":"en","primary_location":{"id":"doi:10.1145/1120725.1120985","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1120725.1120985","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 conference on Asia South Pacific design automation  - ASP-DAC '05","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029485426","display_name":"R.P. Bharadwaj","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Rajarshee P. Bharadwaj","raw_affiliation_strings":["University of Texas at Dallas","Center for Integrated Circuits & Syst., Texas Univ., Dallas, TX, USA"],"affiliations":[{"raw_affiliation_string":"University of Texas at Dallas","institution_ids":[]},{"raw_affiliation_string":"Center for Integrated Circuits & Syst., Texas Univ., Dallas, TX, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033182160","display_name":"R. Konar","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Rajan Konar","raw_affiliation_strings":["University of Texas at Dallas","Center for Integrated Circuits & Syst., Texas Univ., Dallas, TX, USA"],"affiliations":[{"raw_affiliation_string":"University of Texas at Dallas","institution_ids":[]},{"raw_affiliation_string":"Center for Integrated Circuits & Syst., Texas Univ., Dallas, TX, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062920454","display_name":"Poras T. Balsara","orcid":"https://orcid.org/0000-0003-1263-787X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Poras T. Balsara","raw_affiliation_strings":["University of Texas at Dallas","Center for Integrated Circuits & Syst., Texas Univ., Dallas, TX, USA"],"affiliations":[{"raw_affiliation_string":"University of Texas at Dallas","institution_ids":[]},{"raw_affiliation_string":"Center for Integrated Circuits & Syst., Texas Univ., Dallas, TX, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069692759","display_name":"Dinesh Bhatia","orcid":"https://orcid.org/0000-0002-5019-7417"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Dinesh Bhatia","raw_affiliation_strings":["University of Texas at Dallas","Center for Integrated Circuits & Syst., Texas Univ., Dallas, TX, USA"],"affiliations":[{"raw_affiliation_string":"University of Texas at Dallas","institution_ids":[]},{"raw_affiliation_string":"Center for Integrated Circuits & Syst., Texas Univ., Dallas, TX, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5029485426"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.8047,"has_fulltext":false,"cited_by_count":24,"citation_normalized_percentile":{"value":0.85841837,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"651","last_page":"651"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/locality","display_name":"Locality","score":0.778899073600769},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7080250978469849},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6556825041770935},{"id":"https://openalex.org/keywords/locality-of-reference","display_name":"Locality of reference","score":0.650445818901062},{"id":"https://openalex.org/keywords/leakage-power","display_name":"Leakage power","score":0.6169019937515259},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.570777177810669},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.5619584321975708},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4902859032154083},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.41628536581993103},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.36250054836273193},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3569740653038025},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3212842345237732},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.27984315156936646},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.08737954497337341}],"concepts":[{"id":"https://openalex.org/C2779808786","wikidata":"https://www.wikidata.org/wiki/Q6664603","display_name":"Locality","level":2,"score":0.778899073600769},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7080250978469849},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6556825041770935},{"id":"https://openalex.org/C27602214","wikidata":"https://www.wikidata.org/wiki/Q1868547","display_name":"Locality of reference","level":3,"score":0.650445818901062},{"id":"https://openalex.org/C2987719587","wikidata":"https://www.wikidata.org/wiki/Q1811428","display_name":"Leakage power","level":4,"score":0.6169019937515259},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.570777177810669},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.5619584321975708},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4902859032154083},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.41628536581993103},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.36250054836273193},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3569740653038025},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3212842345237732},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.27984315156936646},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.08737954497337341},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1120725.1120985","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1120725.1120985","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 conference on Asia South Pacific design automation  - ASP-DAC '05","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8600000143051147}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1480203124","https://openalex.org/W1556692483","https://openalex.org/W1719300925","https://openalex.org/W1970278706","https://openalex.org/W2022698427","https://openalex.org/W2097521167","https://openalex.org/W2100304552","https://openalex.org/W2109866355","https://openalex.org/W2114621701","https://openalex.org/W2124021899","https://openalex.org/W2125469204","https://openalex.org/W2137978438","https://openalex.org/W2163108907","https://openalex.org/W2170510975","https://openalex.org/W2364237620"],"related_works":["https://openalex.org/W1555349535","https://openalex.org/W2583128298","https://openalex.org/W2053359564","https://openalex.org/W2161159383","https://openalex.org/W1495260638","https://openalex.org/W1511204342","https://openalex.org/W2369125128","https://openalex.org/W2369223577","https://openalex.org/W2010020348","https://openalex.org/W4238138329"],"abstract_inverted_index":{"One":[0],"of":[1,41,90,126],"the":[2,18,39,88,91],"biggest":[3],"challenges":[4],"that":[5,71,116],"programmable":[6],"devices":[7],"like":[8],"FPGAs":[9],"are":[10],"facing":[11],"in":[12,21,63],"ultra":[13],"deep":[14],"sub-micron":[15],"regime":[16],"is":[17],"exponential":[19],"rise":[20],"leakage":[22,42,57,118],"power":[23,43,58],"consumption.":[24,44],"As":[25],"technology":[26],"shrinks":[27],"below":[28],"90nm,":[29],"a":[30,51,80],"new":[31,52],"design":[32,53],"paradigm":[33],"has":[34],"to":[35,37,96],"evolve":[36],"tackle":[38],"issue":[40],"In":[45],"this":[46],"work":[47],"we":[48],"focus":[49],"on":[50,75],"methodology":[54],"for":[55],"reducing":[56],"by":[59],"exploiting":[60],"temporal":[61,107,124],"locality":[62,108],"designs":[64,127],"and":[65,76],"accordingly":[66],"group":[67],"them":[68],"into.":[69],"clusters":[70,92],"can":[72,109,120,128],"be":[73,110,121,129],"switched":[74],"off.":[77],"We":[78,98],"propose":[79],"Power":[81],"State":[82],"Controller":[83],"based":[84],"method,":[85],"which":[86],"controls":[87],"switching":[89],"from":[93],"one":[94],"state":[95],"another.":[97],"show":[99,115],"our":[100],"technique":[101],"using":[102],"Data":[103],"Flow":[104],"Graphs":[105],"where":[106],"effectively":[111],"explored.":[112],"Our":[113],"results":[114],"substantial":[117],"savings":[119],"achieved":[122],"if":[123],"idleness":[125],"exploited":[130],"effectively.":[131]},"counts_by_year":[{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":3},{"year":2012,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}