{"id":"https://openalex.org/W2145886598","doi":"https://doi.org/10.1145/1120725.1120974","title":"Process variation robust clock tree routing","display_name":"Process variation robust clock tree routing","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W2145886598","doi":"https://doi.org/10.1145/1120725.1120974","mag":"2145886598"},"language":"en","primary_location":{"id":"doi:10.1145/1120725.1120974","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1120725.1120974","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 conference on Asia South Pacific design automation - ASP-DAC '05","raw_type":"proceedings-article"},"type":"conference-abstract","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076091401","display_name":"Wai-Ching Douglas Lam","orcid":null},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wai-Ching Douglas Lam","raw_affiliation_strings":["Purdue University, W. Lafayette, IN","Dept. of Electr. & Comput. Eng., Purdue Univ., W. Lafayette, IN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Purdue University, W. Lafayette, IN","institution_ids":[]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Purdue Univ., W. Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110204557","display_name":"Cheng\u2010Kok Koh","orcid":null},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Cheng-Kok Koh","raw_affiliation_strings":["Purdue University, W. Lafayette, IN","Dept. of Electr. & Comput. Eng., Purdue Univ., W. Lafayette, IN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Purdue University, W. Lafayette, IN","institution_ids":[]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Purdue Univ., W. Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I219193219"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"606","last_page":"606"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.8554837703704834},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.7807629108428955},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.5981299877166748},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5968194007873535},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.5762362480163574},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.5666652321815491},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.5473785400390625},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.5241456627845764},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.4811862111091614},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.4803556203842163},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.47537747025489807},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.46890321373939514},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4321771264076233},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.4223080277442932},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.41248464584350586},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.41073527932167053},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.3024635314941406},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.230044424533844},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1555759608745575},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.07924312353134155}],"concepts":[{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.8554837703704834},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.7807629108428955},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.5981299877166748},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5968194007873535},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.5762362480163574},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.5666652321815491},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.5473785400390625},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.5241456627845764},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.4811862111091614},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.4803556203842163},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.47537747025489807},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.46890321373939514},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4321771264076233},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.4223080277442932},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.41248464584350586},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.41073527932167053},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.3024635314941406},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.230044424533844},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1555759608745575},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.07924312353134155},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1120725.1120974","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1120725.1120974","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 conference on Asia South Pacific design automation - ASP-DAC '05","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.151.6160","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.151.6160","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://dynamo.ecn.purdue.edu/~chengkok/papers/2005/p606-lam.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1507707340","https://openalex.org/W1511001635","https://openalex.org/W1511469799","https://openalex.org/W1554036405","https://openalex.org/W1967125811","https://openalex.org/W1968700812","https://openalex.org/W1983206124","https://openalex.org/W2001979258","https://openalex.org/W2011500971","https://openalex.org/W2023981464","https://openalex.org/W2098213448","https://openalex.org/W2121274710","https://openalex.org/W2126564504","https://openalex.org/W2128237591","https://openalex.org/W2136768070","https://openalex.org/W2170428543","https://openalex.org/W2752885492"],"related_works":["https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2559451387","https://openalex.org/W2803012234","https://openalex.org/W2617666058","https://openalex.org/W3006003651","https://openalex.org/W2144282137","https://openalex.org/W2090213929","https://openalex.org/W2165139624","https://openalex.org/W2199871724"],"abstract_inverted_index":{"As":[0],"the":[1,11,15,42,54,67,71,78,82],"minimum":[2],"feature":[3],"sizes":[4],"of":[5,17,44,70,85],"VLSI":[6],"circuits":[7],"get":[8],"smaller":[9],"while":[10,65],"clock":[12,32,36,48,56,72,95],"frequency":[13],"increases,":[14],"effects":[16,43],"process":[18,45,63,102],"variations":[19,46,64],"become":[20],"significant.":[21],"We":[22],"propose":[23],"a":[24,59],"UST/DME":[25],"based":[26],"approach":[27,51,93],"to":[28,62,77,101],"perform":[29],"simultaneous":[30],"non-zero":[31],"skew":[33],"scheduling":[34],"and":[35,81],"tree":[37,57],"routing,":[38],"taking":[39],"into":[40],"consideration":[41],"on":[47],"skews.":[49],"Our":[50],"ensures":[52],"that":[53,91,97],"generated":[55],"has":[58],"high":[60],"tolerance":[61],"minimizing":[66],"total":[68,79,83],"capacitance":[69],"tree,":[73],"which":[74],"is":[75],"proportional":[76],"wirelength":[80],"number":[84],"buffers.":[86],"Monte":[87],"Carlo":[88],"simulations":[89],"show":[90],"our":[92],"generates":[94],"trees":[96],"are":[98],"highly":[99],"tolerant":[100],"variations.":[103]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2}],"updated_date":"2026-07-19T07:52:34.831488","created_date":"2025-10-10T00:00:00"}