{"id":"https://openalex.org/W2034415092","doi":"https://doi.org/10.1145/1120725.1120952","title":"Simultaneous floorplanning and resource binding","display_name":"Simultaneous floorplanning and resource binding","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W2034415092","doi":"https://doi.org/10.1145/1120725.1120952","mag":"2034415092"},"language":"en","primary_location":{"id":"doi:10.1145/1120725.1120952","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1120725.1120952","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 conference on Asia South Pacific design automation - ASP-DAC '05","raw_type":"proceedings-article"},"type":"conference-abstract","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072204999","display_name":"Azadeh Davoodi","orcid":"https://orcid.org/0000-0001-5213-2556"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Azadeh Davoodi","raw_affiliation_strings":["University of Maryland, College Park, MD","Maryland Univ., College Park, MD, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Maryland, College Park, MD","institution_ids":["https://openalex.org/I66946132"]},{"raw_affiliation_string":"Maryland Univ., College Park, MD, USA#TAB#","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089770783","display_name":"Ankur Srivastava","orcid":"https://orcid.org/0000-0002-5445-904X"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ankur Srivastava","raw_affiliation_strings":["University of Maryland, College Park, MD","Maryland Univ., College Park, MD, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Maryland, College Park, MD","institution_ids":["https://openalex.org/I66946132"]},{"raw_affiliation_string":"Maryland Univ., College Park, MD, USA#TAB#","institution_ids":["https://openalex.org/I66946132"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I66946132"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"517","last_page":"517"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.8921366333961487},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6168925762176514},{"id":"https://openalex.org/keywords/resource","display_name":"Resource (disambiguation)","score":0.5426559448242188},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1536574363708496},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.09489268064498901}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.8921366333961487},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6168925762176514},{"id":"https://openalex.org/C206345919","wikidata":"https://www.wikidata.org/wiki/Q20380951","display_name":"Resource (disambiguation)","level":2,"score":0.5426559448242188},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1536574363708496},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.09489268064498901}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1120725.1120952","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1120725.1120952","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 conference on Asia South Pacific design automation - ASP-DAC '05","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4300000071525574,"display_name":"Decent work and economic growth","id":"https://metadata.un.org/sdg/8"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1563767376","https://openalex.org/W2074601596","https://openalex.org/W2124785410","https://openalex.org/W2130685092","https://openalex.org/W2143901474","https://openalex.org/W2144249008","https://openalex.org/W2150282626","https://openalex.org/W2150749964","https://openalex.org/W2153986094","https://openalex.org/W2295318563"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2748952813","https://openalex.org/W2055008360","https://openalex.org/W1500063550","https://openalex.org/W2135118255","https://openalex.org/W215057456","https://openalex.org/W2106366463","https://openalex.org/W1535718467","https://openalex.org/W2165891825","https://openalex.org/W4239364405"],"abstract_inverted_index":{"In":[0,58],"this":[1,59,91],"work":[2,60,92],"we":[3,35,61],"present":[4],"a":[5,70,101],"probabilistic":[6,72,142],"approach":[7,143],"to":[8],"simultaneous":[9],"floorplanning":[10,21],"and":[11,22,53,68,83],"resource":[12,23],"binding":[13,24],"for":[14,41,129],"low":[15],"power.":[16],"Traditional":[17],"approaches":[18],"iteratively":[19],"perform":[20],"while":[25,138],"using":[26,77],"crude":[27],"deterministic":[28],"wire-length":[29,48],"estimates":[30],"like":[31],"bounding":[32],"box":[33],"(since":[34],"do":[36],"not":[37],"have":[38],"routing":[39,128],"information":[40],"inter":[42],"module":[43,114],"inter-connect).":[44],"Non-availability":[45],"of":[46,55,79,98,124],"accurate":[47],"results":[49,76,118],"in":[50,90,94,109,134],"suboptimal":[51],"design":[52,103],"failure":[54],"timing":[56],"closure.":[57],"model":[62],"the":[63,80,95,122,135],"wire-lengths":[64],"as":[65],"probability":[66],"distributions":[67],"propose":[69],"novel":[71],"optimization":[73],"methodology.":[74],"Experimental":[75,117],"state":[78],"art":[81],"commercial":[82],"academic":[84],"tools":[85],"were":[86,132],"conducted.":[87],"The":[88],"novelty":[89],"is":[93,105],"higher":[96],"chance":[97],"ending":[99],"with":[100],"feasible":[102],"that":[104,120],"synthesizable":[106],"without":[107],"losing":[108],"overall":[110],"power":[111],"(interconnect":[112],"+":[113,115],"register).":[116],"show":[119],"on-average":[121],"number":[123],"unsynthesized":[125],"modules":[126,146],"after":[127,148],"Mediabench":[130],"benchmarks":[131],"2":[133],"conventional":[136],"case,":[137],"on":[139],"average":[140],"our":[141],"had":[144],"all":[145],"synthesized":[147],"routing.":[149]},"counts_by_year":[],"updated_date":"2026-07-19T07:52:34.831488","created_date":"2025-10-10T00:00:00"}