{"id":"https://openalex.org/W2116753565","doi":"https://doi.org/10.1145/1120725.1120940","title":"Cluster-based detection of SEU-caused errors in LUTs of SRAM-based FPGAs","display_name":"Cluster-based detection of SEU-caused errors in LUTs of SRAM-based FPGAs","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W2116753565","doi":"https://doi.org/10.1145/1120725.1120940","mag":"2116753565"},"language":"en","primary_location":{"id":"doi:10.1145/1120725.1120940","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1120725.1120940","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 conference on Asia South Pacific design automation  - ASP-DAC '05","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080892695","display_name":"E. Syam Sundar Reddy","orcid":null},"institutions":[{"id":"https://openalex.org/I24676775","display_name":"Indian Institute of Technology Madras","ror":"https://ror.org/03v0r5n49","country_code":"IN","type":"facility","lineage":["https://openalex.org/I24676775"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"E. Syam Sundar Reddy","raw_affiliation_strings":["Indian Institute of Technology Madras, Chennai, India","Indian Institute of Technology Madras, Chennai India"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Madras, Chennai, India","institution_ids":["https://openalex.org/I24676775"]},{"raw_affiliation_string":"Indian Institute of Technology Madras, Chennai India","institution_ids":["https://openalex.org/I24676775"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055837802","display_name":"Vikram Chandrasekhar","orcid":"https://orcid.org/0000-0002-3890-4895"},"institutions":[{"id":"https://openalex.org/I24676775","display_name":"Indian Institute of Technology Madras","ror":"https://ror.org/03v0r5n49","country_code":"IN","type":"facility","lineage":["https://openalex.org/I24676775"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Vikram Chandrasekhar","raw_affiliation_strings":["Indian Institute of Technology Madras, Chennai, India","Indian Institute of Technology Madras, Chennai India"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Madras, Chennai, India","institution_ids":["https://openalex.org/I24676775"]},{"raw_affiliation_string":"Indian Institute of Technology Madras, Chennai India","institution_ids":["https://openalex.org/I24676775"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084744415","display_name":"M. Sashikanth","orcid":null},"institutions":[{"id":"https://openalex.org/I24676775","display_name":"Indian Institute of Technology Madras","ror":"https://ror.org/03v0r5n49","country_code":"IN","type":"facility","lineage":["https://openalex.org/I24676775"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"M. Sashikanth","raw_affiliation_strings":["Indian Institute of Technology Madras, Chennai, India","Indian Institute of Technology Madras, Chennai India"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Madras, Chennai, India","institution_ids":["https://openalex.org/I24676775"]},{"raw_affiliation_string":"Indian Institute of Technology Madras, Chennai India","institution_ids":["https://openalex.org/I24676775"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010004459","display_name":"V. Kamakoti","orcid":null},"institutions":[{"id":"https://openalex.org/I24676775","display_name":"Indian Institute of Technology Madras","ror":"https://ror.org/03v0r5n49","country_code":"IN","type":"facility","lineage":["https://openalex.org/I24676775"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"V. Kamakoti","raw_affiliation_strings":["Indian Institute of Technology Madras, Chennai, India","Indian Institute of Technology Madras, Chennai India"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Madras, Chennai, India","institution_ids":["https://openalex.org/I24676775"]},{"raw_affiliation_string":"Indian Institute of Technology Madras, Chennai India","institution_ids":["https://openalex.org/I24676775"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103547260","display_name":"N. Vijaykrishnan","orcid":null},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"N. Vijaykrishnan","raw_affiliation_strings":["Pennsylvania State University","Pennsylvania State Univ#TAB#"],"affiliations":[{"raw_affiliation_string":"Pennsylvania State University","institution_ids":["https://openalex.org/I130769515"]},{"raw_affiliation_string":"Pennsylvania State Univ#TAB#","institution_ids":["https://openalex.org/I130769515"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5080892695"],"corresponding_institution_ids":["https://openalex.org/I24676775"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.18251426,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1200","last_page":"1200"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8484323024749756},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.8109431266784668},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7574294209480286},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7174213528633118},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.609066903591156},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5551415681838989},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.44462859630584717},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.43734800815582275},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10787615180015564}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8484323024749756},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.8109431266784668},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7574294209480286},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7174213528633118},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.609066903591156},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5551415681838989},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.44462859630584717},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.43734800815582275},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10787615180015564},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1120725.1120940","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1120725.1120940","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 conference on Asia South Pacific design automation  - ASP-DAC '05","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1921192440","https://openalex.org/W2051828314","https://openalex.org/W2068920660","https://openalex.org/W2101472024","https://openalex.org/W2105828059","https://openalex.org/W2152577665","https://openalex.org/W2169381893"],"related_works":["https://openalex.org/W2544043553","https://openalex.org/W2546284597","https://openalex.org/W2348562861","https://openalex.org/W2170552397","https://openalex.org/W2540393334","https://openalex.org/W2024574431","https://openalex.org/W2117300767","https://openalex.org/W2390042878","https://openalex.org/W2374017528","https://openalex.org/W2062932566"],"abstract_inverted_index":{"This":[0,141],"paper":[1,25],"proposes":[2],"a":[3],"cluster-based":[4],"parity-checking":[5],"technique":[6,191],"that":[7,34],"can":[8,51,90],"detect":[9,204],"100%":[10],"of":[11,21,55,63,101,172,185,197,207,213],"all":[12],"Single":[13],"Event":[14],"Upset":[15],"(SEU)":[16],"faults":[17],"in":[18,84,167,210],"the":[19,40,46,48,56,60,64,72,85,99,105,111,148,174,182,198,205,214],"LUTs":[20,57,81],"SRAM-based":[22],"FPGAs.":[23],"The":[24,66,80,87,118,169,188],"describes":[26],"two":[27],"different":[28],"Configurable":[29],"Logic":[30],"Block":[31],"(CLB)":[32],"architectures":[33,107,120,157,176],"could":[35],"be":[36,91],"used":[37,158],"to":[38,76,147,159,203],"implement":[39,160],"proposed":[41,106,119,175,189],"SEU":[42,102,209],"detection":[43,190],"technique.":[44],"Of":[45],"two,":[47],"first":[49],"architecture":[50],"perform":[52],"at-speed":[53],"testing":[54],"without":[58],"interrupting":[59],"normal":[61],"functioning":[62],"FPGA.":[65,215],"second":[67],"one":[68],"works":[69],"by":[70,155],"switching":[71,88],"CLBs":[73],"from":[74],"normal-mode":[75],"testing-mode":[77],"and":[78,94,114,128],"vice-versa.":[79],"are":[82,177],"tested":[83],"testing-mode.":[86],"frequency":[89],"externally":[92],"programmed":[93],"hence":[95],"varied":[96],"depending":[97],"on":[98],"rate":[100],"occurrences.":[103],"Both":[104],"were":[108],"compared":[109,125,131,146],"with":[110,126,132],"Xilinx":[112,199],"Virtex":[113,115,133,200],"Pro":[116],"architecture.":[117],"require":[121],"only":[122,193],"2":[123],"(when":[124,130],"Virtex)":[127],"4":[129],"Pro)":[134],"additional":[135,150],"SRAM":[136,151],"configuration":[137,152],"bits":[138,153],"per":[139],"LUT.":[140],"is":[142],"extremely":[143],"low":[144],"when":[145],"16":[149],"required":[154],"CLB":[156],"standard":[161],"DWC":[162,186],"techniques":[163],"for":[164],"detecting":[165],"SEUs":[166],"LUTs.":[168],"area":[170,183],"requirements":[171,184],"both":[173],"also":[178],"significantly":[179],"less":[180],"than":[181],"techniques.":[187],"requires":[192],"3":[194],"clock":[195,202],"cycles":[196],"internal":[201],"effect":[206],"an":[208],"any":[211],"LUT":[212]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}