{"id":"https://openalex.org/W2007916139","doi":"https://doi.org/10.1145/1120725.1120901","title":"Crowdedness-balanced multilevel partitioning for uniform resource utilization","display_name":"Crowdedness-balanced multilevel partitioning for uniform resource utilization","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W2007916139","doi":"https://doi.org/10.1145/1120725.1120901","mag":"2007916139"},"language":"en","primary_location":{"id":"doi:10.1145/1120725.1120901","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1120725.1120901","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 conference on Asia South Pacific design automation  - ASP-DAC '05","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079756663","display_name":"Yongseok Cheon","orcid":null},"institutions":[{"id":"https://openalex.org/I1335490905","display_name":"Synopsys (Switzerland)","ror":"https://ror.org/03mb54f81","country_code":"CH","type":"company","lineage":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"]},{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["CH","US"],"is_corresponding":true,"raw_author_name":"Yongseok Cheon","raw_affiliation_strings":["Synopsys, Inc., Hillsboro, OR","Adv. Technol. Group, Synopsys Inc., Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Synopsys, Inc., Hillsboro, OR","institution_ids":["https://openalex.org/I4210088951"]},{"raw_affiliation_string":"Adv. Technol. Group, Synopsys Inc., Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1335490905"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053378706","display_name":"Martin D. F. Wong","orcid":"https://orcid.org/0000-0001-8274-9688"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Martin D. F. Wong","raw_affiliation_strings":["University of Illinois at Urbana-Champaign, Urbana, IL","[University of Illinois at Urbana-Champaign,Urbana,IL]"],"affiliations":[{"raw_affiliation_string":"University of Illinois at Urbana-Champaign, Urbana, IL","institution_ids":["https://openalex.org/I157725225"]},{"raw_affiliation_string":"[University of Illinois at Urbana-Champaign,Urbana,IL]","institution_ids":["https://openalex.org/I157725225"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5079756663"],"corresponding_institution_ids":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.11929825,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"418","last_page":"418"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.7097809314727783},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6753799915313721},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6302632093429565},{"id":"https://openalex.org/keywords/metric","display_name":"Metric (unit)","score":0.5945020318031311},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.5288112163543701},{"id":"https://openalex.org/keywords/resource","display_name":"Resource (disambiguation)","score":0.5094383358955383},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.493299663066864},{"id":"https://openalex.org/keywords/constraint","display_name":"Constraint (computer-aided design)","score":0.4570285677909851},{"id":"https://openalex.org/keywords/resource-allocation","display_name":"Resource allocation","score":0.419898122549057},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.41902586817741394},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.38881540298461914},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.23638692498207092},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.10191723704338074},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.09105834364891052},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.07387939095497131}],"concepts":[{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.7097809314727783},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6753799915313721},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6302632093429565},{"id":"https://openalex.org/C176217482","wikidata":"https://www.wikidata.org/wiki/Q860554","display_name":"Metric (unit)","level":2,"score":0.5945020318031311},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.5288112163543701},{"id":"https://openalex.org/C206345919","wikidata":"https://www.wikidata.org/wiki/Q20380951","display_name":"Resource (disambiguation)","level":2,"score":0.5094383358955383},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.493299663066864},{"id":"https://openalex.org/C2776036281","wikidata":"https://www.wikidata.org/wiki/Q48769818","display_name":"Constraint (computer-aided design)","level":2,"score":0.4570285677909851},{"id":"https://openalex.org/C29202148","wikidata":"https://www.wikidata.org/wiki/Q287260","display_name":"Resource allocation","level":2,"score":0.419898122549057},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.41902586817741394},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.38881540298461914},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.23638692498207092},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.10191723704338074},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.09105834364891052},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07387939095497131},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1120725.1120901","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1120725.1120901","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 conference on Asia South Pacific design automation  - ASP-DAC '05","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/8","display_name":"Decent work and economic growth","score":0.41999998688697815}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1984283136","https://openalex.org/W2032145219","https://openalex.org/W2083637347","https://openalex.org/W2095117703","https://openalex.org/W2120970098","https://openalex.org/W2161181705","https://openalex.org/W2173598676"],"related_works":["https://openalex.org/W2014521732","https://openalex.org/W2024574431","https://openalex.org/W3012528295","https://openalex.org/W2387100797","https://openalex.org/W2787072969","https://openalex.org/W1522517392","https://openalex.org/W2424214691","https://openalex.org/W3207508415","https://openalex.org/W2150095819","https://openalex.org/W2160199487"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3,134],"propose":[4],"a":[5,23,50,63,73,126,211],"new":[6,40,137],"multi-objective":[7],"multilevel":[8],"K-way":[9],"partitioning":[10,44,77,138,173],"which":[11,207],"is":[12,26,47,129,189,194,200],"aware":[13],"of":[14,42,62,72,90,98,105,114,158,179,217],"resource":[15,20,118,180],"utilization":[16,21,181],"distribution,":[17,182],"assuming":[18],"the":[19,29,33,37,43,55,59,70,103,106,111,115,122,131,136,142,150,155,163,170,184,192,218],"for":[22,36,93,210],"partitioned":[24,64],"block":[25,65,99,151],"proportional":[27],"to":[28,86,110,149,203],"logic":[30],"occupation":[31],"and":[32,58],"interconnections":[34,92,144,160,209],"required":[35],"block.":[38],"A":[39],"quality":[41,83,187],"solution,":[45],"crowdedness,":[46],"defined":[48],"as":[49],"virtual":[51],"complexity":[52],"metric":[53],"where":[54,141],"physical":[56],"size":[57],"local":[60,91,143],"connectivity":[61],"are":[66,145],"considered":[67],"simultaneously":[68],"in":[69,177,206],"form":[71],"weighted":[74],"sum.":[75],"The":[76,96,197],"solutions":[78,176],"driven":[79],"by":[80,125],"overall":[81,159,185],"cut":[82],"minimization":[84],"tend":[85],"have":[87],"wide":[88],"variances":[89],"different":[94],"blocks.":[95],"difference":[97],"sizes,":[100,152],"combining":[101],"with":[102],"variance":[104],"interconnections,":[107],"potentially":[108],"leads":[109],"significant":[112],"imbalance":[113],"crowdedness":[116,132],"(equivalently,":[117],"utilization),":[119],"even":[120],"though":[121],"feasibility":[123,193],"imposed":[124],"block-size":[127],"constraint":[128],"satisfied.Using":[130],"metric,":[133],"explore":[135],"solution":[139],"space":[140],"adaptively":[146],"adjusted":[147],"according":[148],"still":[153],"under":[154],"same":[156],"objective":[157],"minimization.":[161],"By":[162],"carefully":[164],"designed":[165],"prioritized":[166],"cell":[167],"move":[168],"policy,":[169],"proposed":[171,198],"crowdedness-based":[172],"achieves":[174],"near-optimal":[175],"terms":[178],"while":[183],"interconnection":[186],"also":[188],"improved":[190],"but":[191],"barely":[195],"violated.":[196],"approach":[199],"practically":[201],"beneficial":[202],"multi-FPGA":[204],"applications,":[205],"excessive":[208],"FPGA":[212],"generate":[213],"additional":[214],"logics":[215],"inside":[216],"FPGA.":[219]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}