{"id":"https://openalex.org/W1976338682","doi":"https://doi.org/10.1145/1120725.1120887","title":"AMDREL","display_name":"AMDREL","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W1976338682","doi":"https://doi.org/10.1145/1120725.1120887","mag":"1976338682"},"language":"en","primary_location":{"id":"doi:10.1145/1120725.1120887","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1120725.1120887","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 conference on Asia South Pacific design automation  - ASP-DAC '05","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://doi.org/10.1145/1120725.1120887","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043131021","display_name":"Dimitrios Soudris","orcid":"https://orcid.org/0000-0002-6930-6847"},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"D. Soudris","raw_affiliation_strings":["Democritus University of Thrace, Xanthi, Greece","VLSI Design & Testing Center, Thrace Democritus Univ., Xanthi, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Democritus University of Thrace, Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]},{"raw_affiliation_string":"VLSI Design & Testing Center, Thrace Democritus Univ., Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080505347","display_name":"Ilias O. Pappas","orcid":"https://orcid.org/0000-0001-7528-3488"},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"I. Pappas","raw_affiliation_strings":["Aristotle University of Thessaloniki, Thessaloniki, Greece","Aristotle University of Thessaloniki Thessaloniki, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Aristotle University of Thessaloniki, Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]},{"raw_affiliation_string":"Aristotle University of Thessaloniki Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110036680","display_name":"A. Thanailakis","orcid":null},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"A. Thanailakis","raw_affiliation_strings":["Democritus University of Thrace, Xanthi, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Democritus University of Thrace, Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023894427","display_name":"S. Nikolaidis","orcid":"https://orcid.org/0000-0002-9794-8062"},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"S. Nikolaidis","raw_affiliation_strings":["Aristotle University of Thessaloniki, Thessaloniki, Greece","Aristotle University of Thessaloniki Thessaloniki, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Aristotle University of Thessaloniki, Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]},{"raw_affiliation_string":"Aristotle University of Thessaloniki Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025525864","display_name":"S. Siskos","orcid":"https://orcid.org/0000-0002-9506-9435"},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"S. Siskos","raw_affiliation_strings":["Aristotle University of Thessaloniki, Thessaloniki, Greece","Aristotle University of Thessaloniki Thessaloniki, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Aristotle University of Thessaloniki, Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]},{"raw_affiliation_string":"Aristotle University of Thessaloniki Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016453015","display_name":"K. Tatas","orcid":"https://orcid.org/0000-0001-5087-5778"},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"K. Tatas","raw_affiliation_strings":["Democritus University of Thrace, Xanthi, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Democritus University of Thrace, Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072486756","display_name":"Kostas Siozios","orcid":"https://orcid.org/0000-0002-0285-2202"},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"K. Siozios","raw_affiliation_strings":["Democritus University of Thrace, Xanthi, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Democritus University of Thrace, Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071478994","display_name":"G. Koutroumpezis","orcid":null},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"G. Koutroumpezis","raw_affiliation_strings":["Democritus University of Thrace, Xanthi, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Democritus University of Thrace, Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053582111","display_name":"N. Vasiliadis","orcid":null},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"N. Vasiliadis","raw_affiliation_strings":["Aristotle University of Thessaloniki, Thessaloniki, Greece","Aristotle University of Thessaloniki Thessaloniki, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Aristotle University of Thessaloniki, Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]},{"raw_affiliation_string":"Aristotle University of Thessaloniki Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035047911","display_name":"V. Kalenteridis","orcid":null},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"V. Kalenteridis","raw_affiliation_strings":["Aristotle University of Thessaloniki, Thessaloniki, Greece","Aristotle University of Thessaloniki Thessaloniki, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Aristotle University of Thessaloniki, Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]},{"raw_affiliation_string":"Aristotle University of Thessaloniki Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063050923","display_name":"H. Pournara","orcid":null},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"H. Pournara","raw_affiliation_strings":["Aristotle University of Thessaloniki, Thessaloniki, Greece","Aristotle University of Thessaloniki Thessaloniki, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Aristotle University of Thessaloniki, Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]},{"raw_affiliation_string":"Aristotle University of Thessaloniki Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":11,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.264,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.57587308,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"3","last_page":"3"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.8678840398788452},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8597812652587891},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6951333284378052},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6389573812484741},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.535805344581604},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.48853930830955505},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.4874148666858673},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4582689106464386},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.44472160935401917},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3827700912952423},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3669545650482178},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22939443588256836},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.14196982979774475}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.8678840398788452},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8597812652587891},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6951333284378052},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6389573812484741},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.535805344581604},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.48853930830955505},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.4874148666858673},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4582689106464386},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.44472160935401917},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3827700912952423},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3669545650482178},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22939443588256836},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.14196982979774475},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1120725.1120887","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1120725.1120887","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 conference on Asia South Pacific design automation  - ASP-DAC '05","raw_type":"proceedings-article"},{"id":"pmh:oai:dspace.lib.ntua.gr:123456789/31232","is_oa":true,"landing_page_url":"http://doi.org/10.1145/1120725.1120887","pdf_url":null,"source":{"id":"https://openalex.org/S4377196837","display_name":"DSpace - NTUA (National Technical University of Athens)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I174458059","host_organization_name":"National Technical University of Athens","host_organization_lineage":["https://openalex.org/I174458059"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Asia and South Pacific Design Automation Conference","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:dspace.lib.ntua.gr:123456789/31232","is_oa":true,"landing_page_url":"http://doi.org/10.1145/1120725.1120887","pdf_url":null,"source":{"id":"https://openalex.org/S4377196837","display_name":"DSpace - NTUA (National Technical University of Athens)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I174458059","host_organization_name":"National Technical University of Athens","host_organization_lineage":["https://openalex.org/I174458059"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Asia and South Pacific Design Automation Conference","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8600000143051147}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1536674579","https://openalex.org/W1604323946","https://openalex.org/W2106449576","https://openalex.org/W2127464889","https://openalex.org/W2146748048"],"related_works":["https://openalex.org/W2135053878","https://openalex.org/W2941434274","https://openalex.org/W4249632163","https://openalex.org/W2797161794","https://openalex.org/W2096938998","https://openalex.org/W1760305469","https://openalex.org/W2103526090","https://openalex.org/W2340647897","https://openalex.org/W2808484818","https://openalex.org/W1574948540"],"abstract_inverted_index":{"The":[0,12,57,69,76],"design":[1],"of":[2,17,33,37,78],"a":[3,15,26,30],"novel":[4],"embedded":[5],"FPGA":[6,42,60],"reconfigurable":[7],"hardware":[8],"architecture":[9,13],"is":[10,24,61],"introduced.":[11],"features":[14],"number":[16],"circuit-level":[18],"low-power":[19],"techniques,":[20],"since":[21],"power":[22],"consumption":[23],"considered":[25],"primary":[27],"concern.":[28],"Additionally,":[29],"complete":[31],"set":[32],"tools":[34],"facilitating":[35],"implementation":[36],"applications":[38],"on":[39],"the":[40,52,79],"proposed":[41],"was":[43,85],"presented,":[44],"starting":[45],"from":[46],"an":[47],"RTL":[48],"description":[49],"and":[50,73,83],"producing":[51],"actual":[53],"configuration":[54],"bit":[55],"stream.":[56],"designed":[58],"full-custom":[59],"under":[62],"fabrication":[63],"in":[64],"0.18\u03bcm":[65],"STM":[66],"CMOS":[67],"technology.":[68],"prototype":[70],"supports":[71],"partial":[72],"dynamic":[74],"reconfiguration.":[75],"efficiency":[77],"entire":[80],"system":[81],"(FPGA":[82],"tools)":[84],"proven":[86],"by":[87],"comparisons":[88],"with":[89],"commercial":[90],"systems.":[91]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2016-06-24T00:00:00"}