{"id":"https://openalex.org/W2119274932","doi":"https://doi.org/10.1145/1120725.1120882","title":"Effective analytical delay model for transistor sizing","display_name":"Effective analytical delay model for transistor sizing","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W2119274932","doi":"https://doi.org/10.1145/1120725.1120882","mag":"2119274932"},"language":"en","primary_location":{"id":"doi:10.1145/1120725.1120882","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1120725.1120882","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 conference on Asia South Pacific design automation - ASP-DAC '05","raw_type":"proceedings-article"},"type":"conference-abstract","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050580881","display_name":"Zhaojun Wo","orcid":null},"institutions":[{"id":"https://openalex.org/I24603500","display_name":"University of Massachusetts Amherst","ror":"https://ror.org/0072zz521","country_code":"US","type":"education","lineage":["https://openalex.org/I24603500"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhaojun Wo","raw_affiliation_strings":["University of Massachusetts, Amherst, MA","Dept. of Electr. & Comput. Eng., Massachusetts Univ., Amherst, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Massachusetts, Amherst, MA","institution_ids":["https://openalex.org/I24603500"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Massachusetts Univ., Amherst, MA, USA","institution_ids":["https://openalex.org/I24603500"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5055210733","display_name":"Israel Koren","orcid":"https://orcid.org/0000-0003-2741-7108"},"institutions":[{"id":"https://openalex.org/I24603500","display_name":"University of Massachusetts Amherst","ror":"https://ror.org/0072zz521","country_code":"US","type":"education","lineage":["https://openalex.org/I24603500"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Israel Koren","raw_affiliation_strings":["University of Massachusetts, Amherst, MA","Dept. of Electr. & Comput. Eng., Massachusetts Univ., Amherst, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Massachusetts, Amherst, MA","institution_ids":["https://openalex.org/I24603500"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Massachusetts Univ., Amherst, MA, USA","institution_ids":["https://openalex.org/I24603500"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I24603500"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"387","last_page":"387"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6839118003845215},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.669960618019104},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6637953519821167},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.6611979603767395},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.6104260087013245},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.559225857257843},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5566481351852417},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5441076159477234},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4889601469039917},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.45385536551475525},{"id":"https://openalex.org/keywords/suite","display_name":"Suite","score":0.42689990997314453},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3808043599128723},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.37668830156326294},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3432600498199463},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.33544355630874634},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21097898483276367},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17714083194732666},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.08739715814590454}],"concepts":[{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6839118003845215},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.669960618019104},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6637953519821167},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.6611979603767395},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.6104260087013245},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.559225857257843},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5566481351852417},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5441076159477234},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4889601469039917},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.45385536551475525},{"id":"https://openalex.org/C79581498","wikidata":"https://www.wikidata.org/wiki/Q1367530","display_name":"Suite","level":2,"score":0.42689990997314453},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3808043599128723},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.37668830156326294},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3432600498199463},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.33544355630874634},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21097898483276367},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17714083194732666},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.08739715814590454},{"id":"https://openalex.org/C166957645","wikidata":"https://www.wikidata.org/wiki/Q23498","display_name":"Archaeology","level":1,"score":0.0},{"id":"https://openalex.org/C95457728","wikidata":"https://www.wikidata.org/wiki/Q309","display_name":"History","level":0,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/1120725.1120882","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1120725.1120882","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 conference on Asia South Pacific design automation - ASP-DAC '05","raw_type":"proceedings-article"},{"id":"pmh:oai:scholarworks.umass.edu:ece_faculty_pubs-1747","is_oa":false,"landing_page_url":"https://scholarworks.umass.edu/ece_faculty_pubs/748","pdf_url":null,"source":{"id":"https://openalex.org/S4306402240","display_name":"ScholarWorks@UMassAmherst (University of Massachusetts Amherst)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I24603500","host_organization_name":"University of Massachusetts Amherst","host_organization_lineage":["https://openalex.org/I24603500"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Electrical and Computer Engineering Faculty Publication Series","raw_type":"text"},{"id":"pmh:oai:scholarworks.umass.edu:20.500.14394/21447","is_oa":false,"landing_page_url":"https://hdl.handle.net/20.500.14394/21447","pdf_url":null,"source":{"id":"https://openalex.org/S4306402057","display_name":"Scholarworks (University of Massachusetts Amherst)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I24603500","host_organization_name":"University of Massachusetts Amherst","host_organization_lineage":["https://openalex.org/I24603500"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"published","raw_type":"article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1558919050","https://openalex.org/W1569550779","https://openalex.org/W1850697044","https://openalex.org/W1969339205","https://openalex.org/W1975270567","https://openalex.org/W1984588379","https://openalex.org/W2100272847","https://openalex.org/W2102467527","https://openalex.org/W2109551271","https://openalex.org/W2114864411","https://openalex.org/W2119995990","https://openalex.org/W2134067926","https://openalex.org/W2135895868","https://openalex.org/W2172268513"],"related_works":["https://openalex.org/W3015599398","https://openalex.org/W2188730438","https://openalex.org/W2157230896","https://openalex.org/W2792778858","https://openalex.org/W2034656493","https://openalex.org/W2362904186","https://openalex.org/W3211084114","https://openalex.org/W2769457990","https://openalex.org/W2035475131","https://openalex.org/W4281385583"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"an":[3],"analytical":[4],"delay":[5,45,68],"model":[6,23,69],"for":[7,17,38,62,86],"transistor":[8,74],"sizing.":[9],"Two":[10],"primitives":[11,22,53],"are":[12,54,82],"selected":[13],"to":[14,52,56],"be":[15,57],"mapped":[16],"computing":[18],"gate":[19],"delay.":[20],"These":[21],"the":[24,65,83],"short-channel":[25],"effect":[26,29],"and":[27],"body":[28],"in":[30],"deep":[31],"submicron":[32],"CMOS":[33],"circuits.":[34],"A":[35],"mapping":[36],"algorithm":[37,76],"arbitrary":[39],"serial-parallel":[40],"structures":[41],"is":[42,70],"adopted.":[43],"The":[44,67],"of":[46,60,64],"complex":[47],"gates":[48],"using":[49],"such":[50],"mappings":[51],"found":[55],"within":[58],"10%":[59],"SPICE":[61],"most":[63],"gates.":[66],"incorporated":[71],"into":[72],"a":[73],"sizing":[75],"based":[77],"on":[78],"TILOS.":[79],"Also":[80],"presented":[81],"experimental":[84],"results":[85],"several":[87],"circuits":[88],"from":[89],"LGSynth91":[90],"benchmark":[91],"suite.":[92]},"counts_by_year":[],"updated_date":"2026-07-19T07:52:34.831488","created_date":"2025-10-10T00:00:00"}