{"id":"https://openalex.org/W2045241726","doi":"https://doi.org/10.1145/1120725.1120875","title":"Leakage power","display_name":"Leakage power","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W2045241726","doi":"https://doi.org/10.1145/1120725.1120875","mag":"2045241726"},"language":"en","primary_location":{"id":"doi:10.1145/1120725.1120875","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1120725.1120875","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 conference on Asia South Pacific design automation  - ASP-DAC '05","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026311377","display_name":"David Blaauw","orcid":"https://orcid.org/0000-0001-6744-7075"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"David Blaauw","raw_affiliation_strings":["University of Michigan","Michigan Univ., Ann Arbor, MI, USA"],"affiliations":[{"raw_affiliation_string":"University of Michigan","institution_ids":["https://openalex.org/I27837315"]},{"raw_affiliation_string":"Michigan Univ., Ann Arbor, MI, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109226835","display_name":"Anirudh Devgan","orcid":null},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Anirudh Devgan","raw_affiliation_strings":["IBM Research","IBM Research, -"],"affiliations":[{"raw_affiliation_string":"IBM Research","institution_ids":[]},{"raw_affiliation_string":"IBM Research, -","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089881278","display_name":"Farid N. Najm","orcid":"https://orcid.org/0000-0001-5393-7794"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Farid Najm","raw_affiliation_strings":["University of Toronto"],"affiliations":[{"raw_affiliation_string":"University of Toronto","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5026311377"],"corresponding_institution_ids":["https://openalex.org/I27837315"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.1434813,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9265999794006348,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9265999794006348,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.012000000104308128,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.00860000029206276,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.456696093082428},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.34750229120254517},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18095767498016357}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.456696093082428},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.34750229120254517},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18095767498016357}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1120725.1120875","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1120725.1120875","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 conference on Asia South Pacific design automation  - ASP-DAC '05","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W2358668433","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W2382290278","https://openalex.org/W2478288626","https://openalex.org/W2350741829","https://openalex.org/W2530322880","https://openalex.org/W1596801655"],"abstract_inverted_index":{"Leakage":[0,11,283,305,331],"power":[1,73,122,341,439],"is":[2,12,20,59,69,129,284,422,447],"emerging":[3,438],"as":[4,81,106,193,335],"a":[5,117,374],"key":[6,108],"challenge":[7],"in":[8,46,86,90,111,124,131,152,220,386,430],"IC":[9,113,125],"design.":[10,126],"increasingly":[13],"exponentially":[14,51],"with":[15,52,169,239,251],"each":[16],"technology":[17,142,260,303],"generation":[18,432],"and":[19,37,89,143,162,186,209,255,262,289,293,312,340,354,378,393,416,419,426,435,437,445],"expected":[21],"to":[22,160,189,396],"become":[23],"the":[24,57,107,149,179,194,200,222,225,274,302,322,350,363,366,403],"dominant":[25],"part":[26,137,177,198,272,320,348],"of":[27,56,67,98,120,141,178,199,212,224,229,273,299,321,349,365,384,391,402,443],"total":[28],"power.":[29],"Device":[30],"threshold":[31,214],"voltage":[32],"scaling,":[33],"shrinking":[34],"device":[35,156],"dimensions,":[36],"larger":[38],"circuit":[39,92,173,187,205,355,367],"sizes":[40],"are":[41,147],"causing":[42,148],"this":[43,95],"dramatic":[44],"increase":[45,97,151],"leakage.":[47,64,282],"As":[48],"leakage":[49,68,77,99,121,153,164,207,223,233,241,253,267,328,358,364,390,412],"varies":[50],"process":[53,291,314],"parameters,":[54],"yield":[55],"chip":[58,278],"often":[60],"directly":[61],"influenced":[62],"by":[63,296,371],"Increasing":[65],"amount":[66],"also":[70,182,269,324],"critical":[71],"for":[72,232,357,411,424],"constraint":[74],"ICs.":[75],"Traditionally,":[76],"has":[78,216],"been":[79,217],"considered":[80,105],"an":[82,139,297],"important":[83],"design":[84,109,174,245,433],"variable":[85,110],"handheld":[87],"devices":[88],"standby":[91,361],"operation.":[93],"However,":[94],"significant":[96,150],"now":[100],"warrants":[101],"that":[102,158],"it":[103,373],"be":[104,166,236,248,270,317,345,369,397],"all":[112],"designs.This":[114],"tutorial":[115,128,180,201,275,323,351,404,421],"presents":[116],"comprehensive":[118],"review":[119],"issues":[123],"The":[127,135,155,389],"organized":[130],"four":[132],"major":[133],"parts.":[134],"first":[136],"provides":[138],"overview":[140],"scaling":[144],"trends":[145],"which":[146,308],"current.":[154],"physics":[157],"leads":[159],"sub-threshold":[161],"gate":[163,266],"will":[165,181,202,235,247,268,316,344,405],"described,":[167],"along":[168,238,250],"their":[170],"dependence":[171],"on":[172,204,265,277,281,287,326],"variables.":[175],"This":[176,319,400],"cover":[183,406],"basic":[184],"transistor":[185],"techniques":[188,231,307,333,434],"minimize":[190],"leakage,":[191],"such":[192,334],"stack":[195],"effect.The":[196],"second":[197],"focus":[203],"level":[206,279],"estimation":[208,242,306],"avoidance.":[210,359],"Use":[211],"multiple":[213],"voltages":[215],"very":[218],"successful":[219],"controlling":[221],"circuit.":[226],"Comprehensive":[227],"description":[228],"multiple-Vt":[230],"avoidance":[234],"presented":[237],"associated":[240,263],"techniques.":[243,330],"Multiple-threshold":[244],"(MTCMOS)":[246],"described":[249],"its":[252],"benefits":[254],"performance":[256],"trade-offs.":[257],"Multiple":[258],"oxide":[259],"options":[261],"impact":[264],"discussed.Third":[271],"focuses":[276,325],"effects":[280],"heavily":[285],"dependent":[286],"local":[288],"global":[290],"variations":[292,315],"can":[294,368],"vary":[295],"order":[298],"magnitude":[300],"over":[301],"spread.":[304],"consider":[309],"both":[310],"inter":[311],"intra-die":[313],"covered.":[318],"chip-level":[327],"minimization":[329,332],"Adaptive":[336],"Body":[337],"Bias":[338],"(ABB)":[339],"supply":[342],"control":[343],"presented.The":[346],"last":[347],"covers":[352],"system":[353],"architectures":[356],"In":[360],"mode,":[362],"lowered":[370],"putting":[372],"low-leakage":[375],"state.":[376],"Caches":[377],"memory":[379,415],"circuits":[380,418],"occupy":[381],"large":[382],"percentage":[383],"area":[385],"model":[387],"chips.":[388],"caches":[392],"memories":[394],"need":[395],"carefully":[398],"controlled.":[399],"section":[401],"topics":[407],"including":[408],"state":[409],"assignment":[410],"minimization,":[413],"leakage-driven":[414],"cache":[417],"architectures.The":[420],"intended":[423],"designers":[425],"CAD":[427,446],"engineers":[428],"interested":[429],"next":[431],"methodologies":[436],"challenges.":[440],"Basic":[441],"background":[442],"VLSI":[444],"useful":[448],"though":[449],"not":[450],"needed.":[451]},"counts_by_year":[{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1}],"updated_date":"2026-03-03T08:47:05.690250","created_date":"2016-06-24T00:00:00"}