{"id":"https://openalex.org/W2163932442","doi":"https://doi.org/10.1145/1120725.1120867","title":"Floorplan management","display_name":"Floorplan management","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W2163932442","doi":"https://doi.org/10.1145/1120725.1120867","mag":"2163932442"},"language":"en","primary_location":{"id":"doi:10.1145/1120725.1120867","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1120725.1120867","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 conference on Asia South Pacific design automation  - ASP-DAC '05","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100369842","display_name":"Chen Li","orcid":"https://orcid.org/0000-0002-4391-6196"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Chen Li","raw_affiliation_strings":["Sch. of Electr. & Comput. Eng, Purdue Univ., West Lafayette, IN, USA"],"affiliations":[{"raw_affiliation_string":"Sch. of Electr. & Comput. Eng, Purdue Univ., West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110204557","display_name":"Cheng\u2010Kok Koh","orcid":null},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Cheng-Kok Koh","raw_affiliation_strings":["Sch. of Electr. & Comput. Eng, Purdue Univ., West Lafayette, IN, USA"],"affiliations":[{"raw_affiliation_string":"Sch. of Electr. & Comput. Eng, Purdue Univ., West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074401951","display_name":"Patrick H. Madden","orcid":"https://orcid.org/0000-0002-1727-6885"},"institutions":[{"id":"https://openalex.org/I123946342","display_name":"Binghamton University","ror":"https://ror.org/008rmbt77","country_code":"US","type":"education","lineage":["https://openalex.org/I123946342"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Patrick H. Madden","raw_affiliation_strings":["Binghamton Univ., Binghamton, NY"],"affiliations":[{"raw_affiliation_string":"Binghamton Univ., Binghamton, NY","institution_ids":["https://openalex.org/I123946342"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5100369842"],"corresponding_institution_ids":["https://openalex.org/I219193219"],"apc_list":null,"apc_paid":null,"fwci":5.3352,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.95827158,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"349","last_page":"349"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.9085047245025635},{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.8540394306182861},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.7981818914413452},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.7217726707458496},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6892188191413879},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.5563701391220093},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.5372647047042847},{"id":"https://openalex.org/keywords/place-and-route","display_name":"Place and route","score":0.4814383387565613},{"id":"https://openalex.org/keywords/convergence","display_name":"Convergence (economics)","score":0.44004249572753906},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4344910681247711},{"id":"https://openalex.org/keywords/stability","display_name":"Stability (learning theory)","score":0.41583192348480225},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3635091781616211},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3499595522880554},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.3030656576156616},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.2768443822860718},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.25851497054100037},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.23901960253715515},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23316267132759094}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.9085047245025635},{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.8540394306182861},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.7981818914413452},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.7217726707458496},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6892188191413879},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.5563701391220093},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.5372647047042847},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.4814383387565613},{"id":"https://openalex.org/C2777303404","wikidata":"https://www.wikidata.org/wiki/Q759757","display_name":"Convergence (economics)","level":2,"score":0.44004249572753906},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4344910681247711},{"id":"https://openalex.org/C112972136","wikidata":"https://www.wikidata.org/wiki/Q7595718","display_name":"Stability (learning theory)","level":2,"score":0.41583192348480225},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3635091781616211},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3499595522880554},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.3030656576156616},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.2768443822860718},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.25851497054100037},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.23901960253715515},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23316267132759094},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1120725.1120867","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1120725.1120867","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 conference on Asia South Pacific design automation  - ASP-DAC '05","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4300000071525574,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W184288916","https://openalex.org/W1972047514","https://openalex.org/W2012173826","https://openalex.org/W2033572512","https://openalex.org/W2076489945","https://openalex.org/W2098429294","https://openalex.org/W2098851424","https://openalex.org/W2111491016","https://openalex.org/W2115762048","https://openalex.org/W2119248453","https://openalex.org/W2126492475","https://openalex.org/W2135664150","https://openalex.org/W2137234385","https://openalex.org/W2142356348","https://openalex.org/W2155626237","https://openalex.org/W2156954556","https://openalex.org/W2160252016","https://openalex.org/W2178255440"],"related_works":["https://openalex.org/W1987487129","https://openalex.org/W2030503305","https://openalex.org/W2164654367","https://openalex.org/W4211105560","https://openalex.org/W2001838379","https://openalex.org/W2148021977","https://openalex.org/W1974073956","https://openalex.org/W1525696892","https://openalex.org/W2045697850","https://openalex.org/W3197841175"],"abstract_inverted_index":{"Incremental":[0],"physical":[1,28,106],"design":[2,9],"is":[3],"an":[4,38],"important":[5],"methodology":[6],"towards":[7],"achieving":[8],"closure":[10],"for":[11],"high-performance":[12],"large-scale":[13],"circuits.":[14],"Placement":[15],"tools":[16],"must":[17],"accommodate":[18,59,77],"incremental":[19,39,82],"changes":[20,61,83],"to":[21,27,45,58,63],"the":[22,33,47,52,60,96,103],"layout":[23],"and":[24,49,66,89],"netlist":[25],"due":[26,62],"synthesis":[29,107],"techniques":[30],"without":[31,84],"perturbing":[32],"original":[34],"metrics.":[35],"We":[36],"present":[37],"placement":[40,100],"approach":[41,75],"using":[42],"floorplan":[43],"sizing":[44,65],"manage":[46],"resources":[48],"demands":[50],"of":[51,81,98,105],"whole":[53],"chip":[54],"region":[55],"in":[56,87],"order":[57],"gate":[64],"buffer":[67],"insertion.":[68],"The":[69],"experimental":[70],"results":[71],"show":[72],"that":[73,102],"this":[74],"can":[76,109],"a":[78,85,99],"wide":[79],"range":[80],"loss":[86],"wirelength":[88],"routability.":[90],"Most":[91],"important,":[92],"it":[93],"also":[94],"maintains":[95],"stability":[97],"such":[101],"convergence":[104],"iterations":[108],"be":[110],"greatly":[111],"enhanced.":[112]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}