{"id":"https://openalex.org/W2079433145","doi":"https://doi.org/10.1145/1120725.1120814","title":"Efficient transient simulation for transistor-level analysis","display_name":"Efficient transient simulation for transistor-level analysis","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W2079433145","doi":"https://doi.org/10.1145/1120725.1120814","mag":"2079433145"},"language":"en","primary_location":{"id":"doi:10.1145/1120725.1120814","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1120725.1120814","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 conference on Asia South Pacific design automation  - ASP-DAC '05","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101895948","display_name":"Zhengyong Zhu","orcid":"https://orcid.org/0000-0002-3348-4553"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]},{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhengyong Zhu","raw_affiliation_strings":["University of California, San Diego, La Jolla, CA","Dept. of Comput. Sci. & Eng., California Univ., La Jolla, CA, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, San Diego, La Jolla, CA","institution_ids":["https://openalex.org/I36258959"]},{"raw_affiliation_string":"Dept. of Comput. Sci. & Eng., California Univ., La Jolla, CA, USA#TAB#","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069551929","display_name":"Khosro Rouz","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Khosro Rouz","raw_affiliation_strings":["Fastrack Design, Inc., San Jose, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fastrack Design, Inc., San Jose, CA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108504734","display_name":"Manjit Borah","orcid":"https://orcid.org/0000-0002-5930-5736"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Manjit Borah","raw_affiliation_strings":["Fastrack Design, Inc., San Jose, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fastrack Design, Inc., San Jose, CA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039615312","display_name":"Chung\u2010Kuan Cheng","orcid":"https://orcid.org/0000-0002-9865-8390"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chung-Kuan Cheng","raw_affiliation_strings":["University of California, San Diego, La Jolla, CA","University of California; San Diego La Jolla CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, San Diego, La Jolla, CA","institution_ids":["https://openalex.org/I36258959"]},{"raw_affiliation_string":"University of California; San Diego La Jolla CA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5014603290","display_name":"E.S. Kuh","orcid":null},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ernest S. Kuh","raw_affiliation_strings":["University of California, Berkeley, Berkeley, CA","University of California\u2014Berkeley , Berkeley, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Berkeley, Berkeley, CA","institution_ids":["https://openalex.org/I95457486"]},{"raw_affiliation_string":"University of California\u2014Berkeley , Berkeley, CA","institution_ids":["https://openalex.org/I95457486"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.1594766,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"240","last_page":"240"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11206","display_name":"Model Reduction and Neural Networks","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/3109","display_name":"Statistical and Nonlinear Physics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.7387614846229553},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6661593914031982},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6653623580932617},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.6631031036376953},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6002224683761597},{"id":"https://openalex.org/keywords/transistor-model","display_name":"Transistor model","score":0.5968446731567383},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5909799933433533},{"id":"https://openalex.org/keywords/transient","display_name":"Transient (computer programming)","score":0.5758510231971741},{"id":"https://openalex.org/keywords/nonlinear-system","display_name":"Nonlinear system","score":0.49604663252830505},{"id":"https://openalex.org/keywords/electronic-circuit-simulation","display_name":"Electronic circuit simulation","score":0.4736134707927704},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4676719903945923},{"id":"https://openalex.org/keywords/coupling","display_name":"Coupling (piping)","score":0.410671591758728},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2731163799762726},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.20608338713645935},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1775771975517273},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1708495318889618},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.11491173505783081},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.09846171736717224}],"concepts":[{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.7387614846229553},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6661593914031982},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6653623580932617},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.6631031036376953},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6002224683761597},{"id":"https://openalex.org/C150169584","wikidata":"https://www.wikidata.org/wiki/Q7834319","display_name":"Transistor model","level":4,"score":0.5968446731567383},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5909799933433533},{"id":"https://openalex.org/C2780799671","wikidata":"https://www.wikidata.org/wiki/Q17087362","display_name":"Transient (computer programming)","level":2,"score":0.5758510231971741},{"id":"https://openalex.org/C158622935","wikidata":"https://www.wikidata.org/wiki/Q660848","display_name":"Nonlinear system","level":2,"score":0.49604663252830505},{"id":"https://openalex.org/C46205389","wikidata":"https://www.wikidata.org/wiki/Q1270401","display_name":"Electronic circuit simulation","level":3,"score":0.4736134707927704},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4676719903945923},{"id":"https://openalex.org/C131584629","wikidata":"https://www.wikidata.org/wiki/Q4308705","display_name":"Coupling (piping)","level":2,"score":0.410671591758728},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2731163799762726},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.20608338713645935},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1775771975517273},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1708495318889618},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.11491173505783081},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09846171736717224},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1120725.1120814","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1120725.1120814","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 conference on Asia South Pacific design automation  - ASP-DAC '05","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.5}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W2006375304","https://openalex.org/W2110263767","https://openalex.org/W2115595920","https://openalex.org/W2131254145","https://openalex.org/W2143119800","https://openalex.org/W2155571529","https://openalex.org/W2168650220","https://openalex.org/W3142963927","https://openalex.org/W3150176780"],"related_works":["https://openalex.org/W2797744477","https://openalex.org/W2018560541","https://openalex.org/W2908026729","https://openalex.org/W1629312120","https://openalex.org/W2134827725","https://openalex.org/W4234364140","https://openalex.org/W2922342296","https://openalex.org/W1972185800","https://openalex.org/W3023960978","https://openalex.org/W3118612961"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"introduce":[4],"an":[5],"efficient":[6],"transistor":[7],"level":[8],"simulation":[9],"tool":[10],"with":[11,17],"SPICE-accuracy":[12],"for":[13,26,64],"deep-submicron(DSM)":[14],"VLSI":[15],"circuits":[16],"strong":[18],"coupling":[19],"effects.":[20],"The":[21],"new":[22],"approach":[23],"uses":[24],"multigrid":[25],"large":[27],"networks":[28],"of":[29,56,66],"power/ground,":[30],"clock":[31],"and":[32,51],"signal":[33],"interconnect.":[34],"Transistor":[35],"devices":[36,53],"are":[37],"integrated":[38],"using":[39],"a":[40],"novel":[41],"two-stage":[42],"Newton-Raphson":[43],"method":[44],"to":[45],"dynamically":[46],"model":[47],"the":[48],"linear":[49],"network":[50],"nonlinear":[52],"interface.":[54],"Orders":[55],"magnitude":[57],"speedup":[58],"over":[59],"Berkeley":[60],"SPICE3":[61],"is":[62],"observed":[63],"sets":[65],"DSM":[67],"design":[68],"circuits.":[69]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}