{"id":"https://openalex.org/W2134676532","doi":"https://doi.org/10.1145/1120725.1120798","title":"Bridging fault detection in Double Fixed-Polarity Reed-Muller (DFPRM) PLA","display_name":"Bridging fault detection in Double Fixed-Polarity Reed-Muller (DFPRM) PLA","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W2134676532","doi":"https://doi.org/10.1145/1120725.1120798","mag":"2134676532"},"language":"en","primary_location":{"id":"doi:10.1145/1120725.1120798","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1120725.1120798","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 conference on Asia South Pacific design automation  - ASP-DAC '05","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082934529","display_name":"Hafizur Rahaman","orcid":"https://orcid.org/0000-0001-9012-5437"},"institutions":[{"id":"https://openalex.org/I98365261","display_name":"Indian Institute of Engineering Science and Technology, Shibpur","ror":"https://ror.org/02ytfzr55","country_code":"IN","type":"education","lineage":["https://openalex.org/I98365261"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Hafizur Rahaman","raw_affiliation_strings":["Bengal Eng. & Sci. University, Shibpur Howrah, India","Department of Information Technology, Bengal Engineering and Science University, shibpur, India"],"affiliations":[{"raw_affiliation_string":"Bengal Eng. & Sci. University, Shibpur Howrah, India","institution_ids":["https://openalex.org/I98365261"]},{"raw_affiliation_string":"Department of Information Technology, Bengal Engineering and Science University, shibpur, India","institution_ids":["https://openalex.org/I98365261"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059700720","display_name":"Debesh K. Das","orcid":"https://orcid.org/0000-0003-1736-1497"},"institutions":[{"id":"https://openalex.org/I170979836","display_name":"Jadavpur University","ror":"https://ror.org/02af4h012","country_code":"IN","type":"education","lineage":["https://openalex.org/I170979836"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Debesh K. Das","raw_affiliation_strings":["Jadavpur University Kolkata, India","Jadavpur University, Kolkata. India#TAB#"],"affiliations":[{"raw_affiliation_string":"Jadavpur University Kolkata, India","institution_ids":["https://openalex.org/I170979836"]},{"raw_affiliation_string":"Jadavpur University, Kolkata. India#TAB#","institution_ids":["https://openalex.org/I170979836"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5082934529"],"corresponding_institution_ids":["https://openalex.org/I98365261"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.20004252,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"172","last_page":"172"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/bridging","display_name":"Bridging (networking)","score":0.7883237600326538},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.6298221945762634},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.5441445708274841},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5393677949905396},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4917304813861847},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.48434388637542725},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.43575847148895264},{"id":"https://openalex.org/keywords/polarity","display_name":"Polarity (international relations)","score":0.43489766120910645},{"id":"https://openalex.org/keywords/fault-detection-and-isolation","display_name":"Fault detection and isolation","score":0.4318743348121643},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.39675888419151306},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.38038283586502075},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3537024259567261},{"id":"https://openalex.org/keywords/combinatorics","display_name":"Combinatorics","score":0.16043797135353088},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.07401618361473083}],"concepts":[{"id":"https://openalex.org/C174348530","wikidata":"https://www.wikidata.org/wiki/Q188635","display_name":"Bridging (networking)","level":2,"score":0.7883237600326538},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.6298221945762634},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.5441445708274841},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5393677949905396},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4917304813861847},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.48434388637542725},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.43575847148895264},{"id":"https://openalex.org/C2777361361","wikidata":"https://www.wikidata.org/wiki/Q1112585","display_name":"Polarity (international relations)","level":3,"score":0.43489766120910645},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.4318743348121643},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.39675888419151306},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.38038283586502075},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3537024259567261},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.16043797135353088},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.07401618361473083},{"id":"https://openalex.org/C1491633281","wikidata":"https://www.wikidata.org/wiki/Q7868","display_name":"Cell","level":2,"score":0.0},{"id":"https://openalex.org/C54355233","wikidata":"https://www.wikidata.org/wiki/Q7162","display_name":"Genetics","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C172707124","wikidata":"https://www.wikidata.org/wiki/Q423488","display_name":"Actuator","level":2,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1120725.1120798","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1120725.1120798","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 conference on Asia South Pacific design automation  - ASP-DAC '05","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W254333124","https://openalex.org/W1483338234","https://openalex.org/W1604160780","https://openalex.org/W1990088293","https://openalex.org/W1992040665","https://openalex.org/W2001427468","https://openalex.org/W2015939741","https://openalex.org/W2038539185","https://openalex.org/W2043010663","https://openalex.org/W2056440567","https://openalex.org/W2108073943","https://openalex.org/W2130678325","https://openalex.org/W2135832021","https://openalex.org/W2143806343","https://openalex.org/W2154350042","https://openalex.org/W2162752789","https://openalex.org/W2162990054","https://openalex.org/W2163000354","https://openalex.org/W2797941196","https://openalex.org/W3112926413","https://openalex.org/W3148570477"],"related_works":["https://openalex.org/W2169576796","https://openalex.org/W2110968362","https://openalex.org/W2168652618","https://openalex.org/W4238178324","https://openalex.org/W2163776294","https://openalex.org/W3141297747","https://openalex.org/W818963952","https://openalex.org/W1939541994","https://openalex.org/W1851795671","https://openalex.org/W2146663621"],"abstract_inverted_index":{"Testable":[0],"design":[1,42,59],"for":[2],"detecting":[3],"stuck-at":[4,98],"and":[5,33,73,95],"bridging":[6,81,91],"faults":[7,82],"in":[8,39,83],"Programmable":[9],"Logic":[10],"Arrays":[11],"(PLAs)":[12],"based":[13,102],"on":[14],"Double":[15],"Fixed-Polarity":[16],"Reed-Muller":[17],"Expression":[18],"(DFPRM)":[19],"is":[20,43],"proposed.":[21],"DFPRMs":[22],"are":[23,68],"generalized":[24],"expressions":[25],"of":[26,31,70],"FPRM.":[27],"It":[28],"has":[29],"advantages":[30],"compactness":[32],"easy":[34],"testability.":[35],"The":[36],"EXOR":[37],"part":[38],"the":[40,71,74,84],"proposed":[41],"implemented":[44],"with":[45],"tree":[46,101],"structure":[47],"that":[48],"admits":[49],"a":[50,78],"universal":[51],"test":[52,65],"set.":[53],"For":[54],"an":[55],"n-variable":[56],"function,":[57],"this":[58],"can":[60],"be":[61],"tested":[62],"by":[63],"(2n+8)":[64],"vectors,":[66],"which":[67],"independent":[69],"function":[72],"circuit-under-test":[75],"(CUT).":[76],"Excepting":[77],"few":[79],"intergate":[80],"EXOR-tree,":[85],"it":[86],"detects":[87],"all":[88,96],"other":[89],"single":[90,97],"(both":[92],"OR-and":[93],"AND-type)":[94],"faults.":[99],"This":[100],"implementation":[103],"reduces":[104],"circuit":[105],"delay":[106],"significantly":[107],"compared":[108],"to":[109],"cascaded":[110],"EXOR-part.":[111]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}