{"id":"https://openalex.org/W2122769715","doi":"https://doi.org/10.1145/1120725.1120788","title":"Wave-pipelined on-chip global interconnect","display_name":"Wave-pipelined on-chip global interconnect","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W2122769715","doi":"https://doi.org/10.1145/1120725.1120788","mag":"2122769715"},"language":"en","primary_location":{"id":"doi:10.1145/1120725.1120788","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1120725.1120788","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 conference on Asia South Pacific design automation  - ASP-DAC '05","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5065606390","display_name":"Lizheng Zhang","orcid":"https://orcid.org/0009-0005-8836-5593"},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Lizheng Zhang","raw_affiliation_strings":["University of Wisconsin, Madison","Dept. of ECE, Wisconsin Univ., Madison, WI, USA"],"affiliations":[{"raw_affiliation_string":"University of Wisconsin, Madison","institution_ids":["https://openalex.org/I135310074"]},{"raw_affiliation_string":"Dept. of ECE, Wisconsin Univ., Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100721274","display_name":"Yu Hen Hu","orcid":"https://orcid.org/0000-0003-3427-0677"},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yuhen Hu","raw_affiliation_strings":["University of Wisconsin, Madison","Dept. of ECE, Wisconsin Univ., Madison, WI, USA"],"affiliations":[{"raw_affiliation_string":"University of Wisconsin, Madison","institution_ids":["https://openalex.org/I135310074"]},{"raw_affiliation_string":"Dept. of ECE, Wisconsin Univ., Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110214866","display_name":"Charlie Chung\u2010Ping Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Charlie Chung-Ping Chen","raw_affiliation_strings":["National Taiwan University","National Taiwan University > > > >  >  >"],"affiliations":[{"raw_affiliation_string":"National Taiwan University","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"National Taiwan University > > > >  >  >","institution_ids":["https://openalex.org/I16733864"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5065606390"],"corresponding_institution_ids":["https://openalex.org/I135310074"],"apc_list":null,"apc_paid":null,"fwci":6.8924,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.97062587,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"127","last_page":"127"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7057639956474304},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.604164719581604},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5029193758964539},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.48123717308044434},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.44994229078292847},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.44903823733329773},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.44773170351982117},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.44144678115844727},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4256124794483185},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.41381049156188965},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4136837124824524},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.3644181191921234},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.362265408039093},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.33537912368774414},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.288722425699234},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1637699007987976},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0829925537109375}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7057639956474304},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.604164719581604},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5029193758964539},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.48123717308044434},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.44994229078292847},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.44903823733329773},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.44773170351982117},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.44144678115844727},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4256124794483185},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.41381049156188965},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4136837124824524},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.3644181191921234},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.362265408039093},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.33537912368774414},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.288722425699234},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1637699007987976},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0829925537109375},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1120725.1120788","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1120725.1120788","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 conference on Asia South Pacific design automation  - ASP-DAC '05","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.63.6622","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.63.6622","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://vlsi.ece.wisc.edu/research/ASPDAC05_Wavepipelining.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.41999998688697815}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1862469596","https://openalex.org/W1992370325","https://openalex.org/W2003473732","https://openalex.org/W2004809424","https://openalex.org/W2091336566","https://openalex.org/W2099190567","https://openalex.org/W2115373936","https://openalex.org/W2129943737","https://openalex.org/W2133916137","https://openalex.org/W2137433842","https://openalex.org/W2138034360","https://openalex.org/W2141242940","https://openalex.org/W2143310750","https://openalex.org/W2150359820","https://openalex.org/W2160010046","https://openalex.org/W2160346865","https://openalex.org/W2160566592","https://openalex.org/W2160587268","https://openalex.org/W2163143532","https://openalex.org/W2169049905"],"related_works":["https://openalex.org/W4247089581","https://openalex.org/W3006003651","https://openalex.org/W331180034","https://openalex.org/W2133326759","https://openalex.org/W4321517886","https://openalex.org/W2138890091","https://openalex.org/W1526416583","https://openalex.org/W4253421865","https://openalex.org/W2099698277","https://openalex.org/W2111880608"],"abstract_inverted_index":{"A":[0,49],"novel":[1],"wave-pipelined":[2,35,45,87,123],"global":[3,88,101],"interconnect":[4,36,89,102,116],"system":[5],"is":[6,20,67],"developed":[7],"for":[8,69],"reliable,":[9],"high":[10,62],"throughput,":[11],"on-chip":[12,70],"data":[13,55,113],"communication.":[14],"We":[15],"argue":[16],"that":[17,85],"because":[18],"there":[19],"only":[21],"a":[22,28,34,44,98],"single":[23,29],"signal":[24],"propagation":[25],"path":[26],"and":[27,54,77,128],"type":[30],"of":[31,109],"1-input":[32],"gate(inverter),":[33],"will":[37],"have":[38],"less":[39,126,130],"stringent":[40],"timing":[41],"constraints":[42],"than":[43,97],"combinational":[46],"logic":[47],"block.":[48],"phase-lock":[50],"loop":[51],"based":[52],"clock":[53],"recovery":[56],"unit":[57],"architecture,":[58],"adopted":[59],"from":[60],"off-chip":[61],"speed":[63],"digital":[64],"serial":[65],"link,":[66],"designed":[68],"application":[71],"so":[72],"as":[73],"to":[74],"minimize":[75],"power":[76,127],"area":[78],"cost.":[79],"Preliminary":[80],"Monte":[81],"Carlo":[82],"simulation":[83],"indicated":[84],"the":[86,106,118,122],"architecture":[90,103,124],"potentially":[91],"can":[92],"offer":[93],"18%":[94],"higher":[95],"throughput":[96],"flip-flop":[99],"pipelined":[100],"at":[104,117],"about":[105],"same":[107,119],"level":[108],"reliability.":[110],"While":[111],"delivering":[112],"through":[114],"long":[115],"bit":[120],"rate,":[121],"consumes":[125],"requires":[129],"chip":[131],"real":[132],"estate.":[133]},"counts_by_year":[],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}