{"id":"https://openalex.org/W1996902351","doi":"https://doi.org/10.1145/1120725.1120782","title":"Efficient synthesis of speed-independent combinational logic circuits","display_name":"Efficient synthesis of speed-independent combinational logic circuits","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W1996902351","doi":"https://doi.org/10.1145/1120725.1120782","mag":"1996902351"},"language":"en","primary_location":{"id":"doi:10.1145/1120725.1120782","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1120725.1120782","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 conference on Asia South Pacific design automation  - ASP-DAC '05","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038432274","display_name":"William Toms","orcid":"https://orcid.org/0000-0002-8126-4993"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"W. B. Toms","raw_affiliation_strings":["The University of Manchester, Manchester, UK","Dept. of Comput. Sci., Manchester Univ., UK#TAB#"],"affiliations":[{"raw_affiliation_string":"The University of Manchester, Manchester, UK","institution_ids":["https://openalex.org/I28407311"]},{"raw_affiliation_string":"Dept. of Comput. Sci., Manchester Univ., UK#TAB#","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068579178","display_name":"David A. Edwards","orcid":"https://orcid.org/0000-0003-0123-4805"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"D. A. Edwards","raw_affiliation_strings":["The University of Manchester, Manchester, UK","Dept. of Comput. Sci., Manchester Univ., UK#TAB#"],"affiliations":[{"raw_affiliation_string":"The University of Manchester, Manchester, UK","institution_ids":["https://openalex.org/I28407311"]},{"raw_affiliation_string":"Dept. of Comput. Sci., Manchester Univ., UK#TAB#","institution_ids":["https://openalex.org/I28407311"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5038432274"],"corresponding_institution_ids":["https://openalex.org/I28407311"],"apc_list":null,"apc_paid":null,"fwci":0.7257,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.73009633,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1022","last_page":"1022"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.8395968675613403},{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.8050564527511597},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6914306282997131},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.6800752878189087},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5854416489601135},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.515370786190033},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.5141308903694153},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.49557173252105713},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.4946589171886444},{"id":"https://openalex.org/keywords/boolean-circuit","display_name":"Boolean circuit","score":0.4368976950645447},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3952905535697937},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.33582037687301636},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11681562662124634},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.07254338264465332}],"concepts":[{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.8395968675613403},{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.8050564527511597},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6914306282997131},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.6800752878189087},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5854416489601135},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.515370786190033},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5141308903694153},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.49557173252105713},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.4946589171886444},{"id":"https://openalex.org/C141796577","wikidata":"https://www.wikidata.org/wiki/Q837479","display_name":"Boolean circuit","level":3,"score":0.4368976950645447},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3952905535697937},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.33582037687301636},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11681562662124634},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.07254338264465332}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1120725.1120782","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1120725.1120782","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 conference on Asia South Pacific design automation  - ASP-DAC '05","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1513324186","https://openalex.org/W1551597857","https://openalex.org/W1999082644","https://openalex.org/W2130434989","https://openalex.org/W2911717499"],"related_works":["https://openalex.org/W1939541994","https://openalex.org/W818963952","https://openalex.org/W2499931839","https://openalex.org/W2110968362","https://openalex.org/W4390345338","https://openalex.org/W4238178324","https://openalex.org/W1621928919","https://openalex.org/W2169337913","https://openalex.org/W2071237164","https://openalex.org/W2146663621"],"abstract_inverted_index":{"Speed-Independent":[0],"synthesis":[1],"of":[2,43,57,62],"combinational":[3,37],"logic":[4,38],"datapath":[5],"circuits":[6,19,45],"using":[7,40],"tools":[8],"such":[9,18],"as":[10,47],"Petrify":[11],"is":[12],"often":[13],"inefficient":[14],"or":[15,65],"infeasible":[16],"because":[17],"typically":[20],"contain":[21],"many":[22],"concurrent":[23],"inputs":[24],"and":[25],"independent":[26],"outputs.":[27],"This":[28],"paper":[29],"presents":[30],"a":[31,41,63],"practical":[32],"method":[33],"for":[34],"generating":[35],"arbitrary":[36],"circuits,":[39,49],"sub-class":[42],"speed-independent":[44],"known":[46],"Strongly-Indicating":[48],"without":[50],"the":[51,55,58],"need":[52],"to":[53],"verify":[54],"speed-independence":[56],"implementation":[59],"through":[60],"construction":[61],"state-graph":[64],"other":[66],"method.":[67]},"counts_by_year":[{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}