{"id":"https://openalex.org/W2126624531","doi":"https://doi.org/10.1145/1120725.1120781","title":"Arrival time aware scheduling to minimize clock cycle length","display_name":"Arrival time aware scheduling to minimize clock cycle length","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W2126624531","doi":"https://doi.org/10.1145/1120725.1120781","mag":"2126624531"},"language":"en","primary_location":{"id":"doi:10.1145/1120725.1120781","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1120725.1120781","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 conference on Asia South Pacific design automation  - ASP-DAC '05","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090728604","display_name":"R. Ruiz-Sautua","orcid":null},"institutions":[{"id":"https://openalex.org/I121748325","display_name":"Universidad Complutense de Madrid","ror":"https://ror.org/02p0gd045","country_code":"ES","type":"education","lineage":["https://openalex.org/I121748325"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"R. Ruiz-Sautua","raw_affiliation_strings":["Universidad Complutense de Madrid, Spain","Dpto. Arquitectura de Computadores y Automatica, Univ. Complutense de Madrid, Spain"],"affiliations":[{"raw_affiliation_string":"Universidad Complutense de Madrid, Spain","institution_ids":["https://openalex.org/I121748325"]},{"raw_affiliation_string":"Dpto. Arquitectura de Computadores y Automatica, Univ. Complutense de Madrid, Spain","institution_ids":["https://openalex.org/I121748325"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009828506","display_name":"M.C. Molina","orcid":"https://orcid.org/0000-0002-9093-424X"},"institutions":[{"id":"https://openalex.org/I121748325","display_name":"Universidad Complutense de Madrid","ror":"https://ror.org/02p0gd045","country_code":"ES","type":"education","lineage":["https://openalex.org/I121748325"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"M. C. Molina","raw_affiliation_strings":["Universidad Complutense de Madrid, Spain","Dpto. Arquitectura de Computadores y Automatica, Univ. Complutense de Madrid, Spain"],"affiliations":[{"raw_affiliation_string":"Universidad Complutense de Madrid, Spain","institution_ids":["https://openalex.org/I121748325"]},{"raw_affiliation_string":"Dpto. Arquitectura de Computadores y Automatica, Univ. Complutense de Madrid, Spain","institution_ids":["https://openalex.org/I121748325"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020729196","display_name":"J.M. Mend\u0131\u0301as","orcid":"https://orcid.org/0000-0003-2142-338X"},"institutions":[{"id":"https://openalex.org/I121748325","display_name":"Universidad Complutense de Madrid","ror":"https://ror.org/02p0gd045","country_code":"ES","type":"education","lineage":["https://openalex.org/I121748325"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"J. M. Mend\u00edas","raw_affiliation_strings":["Universidad Complutense de Madrid, Spain","Dpto. Arquitectura de Computadores y Automatica, Univ. Complutense de Madrid, Spain"],"affiliations":[{"raw_affiliation_string":"Universidad Complutense de Madrid, Spain","institution_ids":["https://openalex.org/I121748325"]},{"raw_affiliation_string":"Dpto. Arquitectura de Computadores y Automatica, Univ. Complutense de Madrid, Spain","institution_ids":["https://openalex.org/I121748325"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011649907","display_name":"R. Hermida","orcid":"https://orcid.org/0000-0002-8022-6098"},"institutions":[{"id":"https://openalex.org/I121748325","display_name":"Universidad Complutense de Madrid","ror":"https://ror.org/02p0gd045","country_code":"ES","type":"education","lineage":["https://openalex.org/I121748325"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"R. Hermida","raw_affiliation_strings":["Universidad Complutense de Madrid, Spain","Dpto. Arquitectura de Computadores y Automatica, Univ. Complutense de Madrid, Spain"],"affiliations":[{"raw_affiliation_string":"Universidad Complutense de Madrid, Spain","institution_ids":["https://openalex.org/I121748325"]},{"raw_affiliation_string":"Dpto. Arquitectura de Computadores y Automatica, Univ. Complutense de Madrid, Spain","institution_ids":["https://openalex.org/I121748325"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5090728604"],"corresponding_institution_ids":["https://openalex.org/I121748325"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.19207058,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1018","last_page":"1018"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7671151757240295},{"id":"https://openalex.org/keywords/chaining","display_name":"Chaining","score":0.6837045550346375},{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.6433879137039185},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.6201825141906738},{"id":"https://openalex.org/keywords/execution-time","display_name":"Execution time","score":0.5386706590652466},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5170834064483643},{"id":"https://openalex.org/keywords/processor-scheduling","display_name":"Processor scheduling","score":0.480878621339798},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.46427223086357117},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.46365436911582947},{"id":"https://openalex.org/keywords/worst-case-execution-time","display_name":"Worst-case execution time","score":0.44398483633995056},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14702457189559937},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.1439954936504364},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08532524108886719}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7671151757240295},{"id":"https://openalex.org/C49020025","wikidata":"https://www.wikidata.org/wiki/Q1059099","display_name":"Chaining","level":2,"score":0.6837045550346375},{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.6433879137039185},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.6201825141906738},{"id":"https://openalex.org/C2989134064","wikidata":"https://www.wikidata.org/wiki/Q288510","display_name":"Execution time","level":2,"score":0.5386706590652466},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5170834064483643},{"id":"https://openalex.org/C2984822820","wikidata":"https://www.wikidata.org/wiki/Q1123036","display_name":"Processor scheduling","level":3,"score":0.480878621339798},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.46427223086357117},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.46365436911582947},{"id":"https://openalex.org/C200130814","wikidata":"https://www.wikidata.org/wiki/Q362858","display_name":"Worst-case execution time","level":3,"score":0.44398483633995056},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14702457189559937},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.1439954936504364},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08532524108886719},{"id":"https://openalex.org/C15744967","wikidata":"https://www.wikidata.org/wiki/Q9418","display_name":"Psychology","level":0,"score":0.0},{"id":"https://openalex.org/C542102704","wikidata":"https://www.wikidata.org/wiki/Q183257","display_name":"Psychotherapist","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1120725.1120781","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1120725.1120781","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 conference on Asia South Pacific design automation  - ASP-DAC '05","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1722514981","https://openalex.org/W1993813981","https://openalex.org/W2085579232","https://openalex.org/W2093842169","https://openalex.org/W2098559142","https://openalex.org/W2100596926","https://openalex.org/W2117378467","https://openalex.org/W2123257081","https://openalex.org/W2140585279","https://openalex.org/W2155783364"],"related_works":["https://openalex.org/W1515433387","https://openalex.org/W1484796814","https://openalex.org/W1663166257","https://openalex.org/W2507397068","https://openalex.org/W2537786014","https://openalex.org/W52215546","https://openalex.org/W2159593428","https://openalex.org/W2119358936","https://openalex.org/W4367046720","https://openalex.org/W2102938079"],"abstract_inverted_index":{"Conventional":[0],"scheduling":[1,43],"algorithms":[2],"usually":[3],"adjust":[4],"the":[5,10,14,32,58,68,75,97,113,118,132],"clock":[6],"cycle":[7,90],"duration":[8],"to":[9],"execution":[11,89,98],"time":[12],"of":[13,57,74,99],"longest":[15],"operations.":[16,29],"This":[17],"results":[18,115],"in":[19,24,46,67,87,131],"large":[20],"slack":[21],"times":[22,34],"wasted":[23,33],"those":[25],"cycles":[26,82],"with":[27,128],"faster":[28],"To":[30],"reduce":[31],"multi-cycle":[35],"and":[36,61,86],"chaining":[37],"techniques":[38],"have":[39,108],"been":[40],"employed.":[41],"The":[42],"algorithm":[44,120],"presented":[45],"this":[47],"paper":[48],"goes":[49],"one":[50,100],"step":[51],"further.":[52],"It":[53],"breaks":[54],"up":[55],"some":[56,73,91],"specification":[59,76],"operations":[60,77],"schedule":[62],"several":[63,81],"data-dependent":[64],"operation":[65,101],"fragments":[66],"same":[69],"cycle.":[70],"In":[71,112],"consequence,":[72],"are":[78,94],"executed":[79],"during":[80],"(non-necessarily":[83],"consecutive":[84],"ones),":[85],"every":[88],"result":[92],"bits":[93],"calculated.":[95],"Thus":[96],"may":[102],"start":[103],"even":[104],"if":[105],"its":[106],"predecessors":[107],"not":[109],"finished":[110],"yet.":[111],"experimental":[114],"carried":[116],"out,":[117],"proposed":[119],"improves":[121],"circuit":[122],"performance":[123],"above":[124],"70%":[125],"on":[126],"average,":[127],"slight":[129],"increments":[130],"datapath":[133],"area.":[134]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}