{"id":"https://openalex.org/W1965372861","doi":"https://doi.org/10.1145/1120725.1120762","title":"A system-level framework for evaluating area/performance/power trade-offs of VLIW-based embedded systems","display_name":"A system-level framework for evaluating area/performance/power trade-offs of VLIW-based embedded systems","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W1965372861","doi":"https://doi.org/10.1145/1120725.1120762","mag":"1965372861"},"language":"en","primary_location":{"id":"doi:10.1145/1120725.1120762","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1120725.1120762","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 conference on Asia South Pacific design automation - ASP-DAC '05","raw_type":"proceedings-article"},"type":"conference-abstract","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054750044","display_name":"Giuseppe Ascia","orcid":"https://orcid.org/0000-0001-7452-5828"},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giuseppe Ascia","raw_affiliation_strings":["University of Catania, Italy","DIIT, Catania Univ., Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Catania, Italy","institution_ids":["https://openalex.org/I39063666"]},{"raw_affiliation_string":"DIIT, Catania Univ., Italy","institution_ids":["https://openalex.org/I39063666"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101778204","display_name":"Vincenzo Catania","orcid":"https://orcid.org/0000-0002-5040-3540"},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Vincenzo Catania","raw_affiliation_strings":["University of Catania, Italy","DIIT, Catania Univ., Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Catania, Italy","institution_ids":["https://openalex.org/I39063666"]},{"raw_affiliation_string":"DIIT, Catania Univ., Italy","institution_ids":["https://openalex.org/I39063666"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010989172","display_name":"Maurizio Palesi","orcid":"https://orcid.org/0000-0003-3129-0664"},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Maurizio Palesi","raw_affiliation_strings":["University of Catania, Italy","DIIT, Catania Univ., Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Catania, Italy","institution_ids":["https://openalex.org/I39063666"]},{"raw_affiliation_string":"DIIT, Catania Univ., Italy","institution_ids":["https://openalex.org/I39063666"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5001962324","display_name":"Davide Patti","orcid":"https://orcid.org/0000-0003-0874-7793"},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Davide Patti","raw_affiliation_strings":["University of Catania, Italy","DIIT, Catania Univ., Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Catania, Italy","institution_ids":["https://openalex.org/I39063666"]},{"raw_affiliation_string":"DIIT, Catania Univ., Italy","institution_ids":["https://openalex.org/I39063666"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I39063666"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"940","last_page":"940"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.9495117664337158},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8968073129653931},{"id":"https://openalex.org/keywords/instruction-level-parallelism","display_name":"Instruction-level parallelism","score":0.6409686207771301},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.6032525300979614},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.6005125641822815},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5156280398368835},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5086823105812073},{"id":"https://openalex.org/keywords/processor-design","display_name":"Processor design","score":0.4360713064670563},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4129989743232727},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40091657638549805},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.37070271372795105},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.18879249691963196},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.15970554947853088},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.12343019247055054}],"concepts":[{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.9495117664337158},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8968073129653931},{"id":"https://openalex.org/C140763907","wikidata":"https://www.wikidata.org/wiki/Q2714055","display_name":"Instruction-level parallelism","level":3,"score":0.6409686207771301},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.6032525300979614},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.6005125641822815},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5156280398368835},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5086823105812073},{"id":"https://openalex.org/C526435321","wikidata":"https://www.wikidata.org/wiki/Q1303814","display_name":"Processor design","level":2,"score":0.4360713064670563},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4129989743232727},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40091657638549805},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.37070271372795105},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.18879249691963196},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.15970554947853088},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.12343019247055054}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1120725.1120762","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1120725.1120762","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 conference on Asia South Pacific design automation - ASP-DAC '05","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W205270008","https://openalex.org/W1491294406","https://openalex.org/W1569753066","https://openalex.org/W1975745331","https://openalex.org/W2032297914","https://openalex.org/W2068371654","https://openalex.org/W2116299797","https://openalex.org/W2143331258","https://openalex.org/W2160179803","https://openalex.org/W2161696527"],"related_works":["https://openalex.org/W1897551170","https://openalex.org/W2114750404","https://openalex.org/W1972260469","https://openalex.org/W2164026451","https://openalex.org/W3187804951","https://openalex.org/W2163046274","https://openalex.org/W2009874002","https://openalex.org/W2148099609","https://openalex.org/W1534779213","https://openalex.org/W2556885209"],"abstract_inverted_index":{"Architectures":[0],"based":[1,142],"on":[2,143],"Very":[3],"Long":[4],"Instruction":[5,25],"Word":[6],"(VLIW)":[7],"have":[8],"found":[9],"fertile":[10],"ground":[11],"in":[12,33,131],"multimedia":[13],"electronic":[14],"appliances":[15],"thanks":[16],"to":[17,20,89,177],"their":[18],"ability":[19],"exploit":[21],"high":[22,118],"degrees":[23],"of":[24,52,58,62,70,96,120,133,139,156,173],"Level":[26],"Parallelism":[27],"(ILP)":[28],"with":[29,149],"a":[30,117,127,140,144,157,171],"reasonable":[31],"trade-off":[32],"complexity":[34],"and":[35,68,76,103,109,111,136],"silicon":[36],"costs.":[37],"In":[38,122],"this":[39,123],"case":[40],"Application":[41],"Specific":[42],"Instruction-set":[43],"Processor":[44],"(ASIP)":[45],"specialization":[46],"may":[47],"require":[48],"not":[49],"only":[50],"manipulation":[51],"the":[53,59,63,66,77,85,94,150,168,182],"instruction-set":[54],"but":[55],"also":[56,104],"tuning":[57],"architectural":[60],"parameters":[61,86],"processor":[64],"(e.g.":[65],"number":[67,172],"type":[69],"functional":[71],"units,":[72],"register":[73],"files,":[74],"etc.)":[75],"memory":[78,151],"subsystem":[79,153],"(cache":[80],"size,":[81],"associativity,":[82],"etc.).":[83],"Setting":[84],"so":[87],"as":[88],"optimize":[90],"certain":[91],"metrics":[92],"requires":[93],"use":[95],"efficient":[97],"Design":[98],"Space":[99],"Exploration":[100],"(DSE)":[101],"strategies":[102,176],"simulation":[105],"tools":[106],"(retargetable":[107],"compilers":[108],"simulators)":[110],"accurate":[112],"estimation":[113],"models":[114],"operating":[115],"at":[116],"level":[119],"abstraction.":[121],"paper":[124],"we":[125],"present":[126],"framework":[128],"for":[129,181],"evaluation,":[130],"terms":[132],"performance,":[134],"cost":[135],"power":[137],"consumption,":[138],"system":[141],"parameterized":[145],"VLIW":[146],"microprocessor":[147],"together":[148],"hierarchy":[152],"following":[154],"execution":[155],"specific":[158],"application.":[159],"The":[160],"framework,":[161],"which":[162],"can":[163],"be":[164],"freely":[165],"downloaded":[166],"from":[167],"Internet,":[169],"implements":[170],"multi-objective":[174],"DSE":[175],"obtain":[178],"Pareto-optimal":[179],"configurations":[180],"system.":[183]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":4}],"updated_date":"2026-07-19T07:52:34.831488","created_date":"2025-10-10T00:00:00"}