{"id":"https://openalex.org/W2138642993","doi":"https://doi.org/10.1145/1120725.1120756","title":"A multi-level transmission line network approach for multi-giga hertz clock distribution","display_name":"A multi-level transmission line network approach for multi-giga hertz clock distribution","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W2138642993","doi":"https://doi.org/10.1145/1120725.1120756","mag":"2138642993"},"language":"en","primary_location":{"id":"doi:10.1145/1120725.1120756","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1120725.1120756","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 conference on Asia South Pacific design automation  - ASP-DAC '05","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5115601812","display_name":"Hongyu Chen","orcid":"https://orcid.org/0000-0002-5325-9249"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hongyu Chen","raw_affiliation_strings":["University of California, San Diego","[Dept. of Comput. Sci. & Eng., California Univ., San Diego, CA, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, San Diego","institution_ids":["https://openalex.org/I36258959"]},{"raw_affiliation_string":"[Dept. of Comput. Sci. & Eng., California Univ., San Diego, CA, USA]","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039615312","display_name":"Chung\u2010Kuan Cheng","orcid":"https://orcid.org/0000-0002-9865-8390"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chung-Kuan Cheng","raw_affiliation_strings":["University of California, San Diego","[Dept. of Comput. Sci. & Eng., California Univ., San Diego, CA, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, San Diego","institution_ids":["https://openalex.org/I36258959"]},{"raw_affiliation_string":"[Dept. of Comput. Sci. & Eng., California Univ., San Diego, CA, USA]","institution_ids":["https://openalex.org/I36258959"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.19861763,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"103","last_page":"103"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.7746726274490356},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.7417352199554443},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.739037811756134},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5925606489181519},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.5093711614608765},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.48597773909568787},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.44692230224609375},{"id":"https://openalex.org/keywords/transmission-line","display_name":"Transmission line","score":0.43231239914894104},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3933240473270416},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.34502533078193665},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2210971713066101},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19762709736824036},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1607206165790558},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.13471665978431702}],"concepts":[{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.7746726274490356},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.7417352199554443},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.739037811756134},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5925606489181519},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.5093711614608765},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.48597773909568787},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.44692230224609375},{"id":"https://openalex.org/C33441834","wikidata":"https://www.wikidata.org/wiki/Q693004","display_name":"Transmission line","level":2,"score":0.43231239914894104},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3933240473270416},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.34502533078193665},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2210971713066101},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19762709736824036},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1607206165790558},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.13471665978431702}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1120725.1120756","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1120725.1120756","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 conference on Asia South Pacific design automation  - ASP-DAC '05","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.138.4876","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.138.4876","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www-cse.ucsd.edu/~hchen/clk_asdpac05_camera.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1484942048","https://openalex.org/W1540004773","https://openalex.org/W1557838043","https://openalex.org/W1792392580","https://openalex.org/W1998821128","https://openalex.org/W2105750636","https://openalex.org/W2107566947","https://openalex.org/W2108057470","https://openalex.org/W2111991111","https://openalex.org/W2115468286","https://openalex.org/W2128060653","https://openalex.org/W2131066290","https://openalex.org/W2133916137","https://openalex.org/W2144518356","https://openalex.org/W2153574826","https://openalex.org/W2157763958","https://openalex.org/W2197932458","https://openalex.org/W3127394485"],"related_works":["https://openalex.org/W2003180247","https://openalex.org/W2116514610","https://openalex.org/W2119512324","https://openalex.org/W1487986186","https://openalex.org/W2096393085","https://openalex.org/W331180034","https://openalex.org/W1514283284","https://openalex.org/W2121694082","https://openalex.org/W2144518356","https://openalex.org/W2087612346"],"abstract_inverted_index":{"In":[0,76],"high":[1],"performance":[2],"systems,":[3],"process":[4],"variations":[5],"and":[6,23,37],"fluctuations":[7],"of":[8,21,45,57,67,83,104,112,119,123,142],"operating":[9],"environments":[10],"have":[11],"significant":[12],"impact":[13],"on":[14,127],"the":[15,30,39,42,46,53,58,68,73,81,101,105,110,117,128,139,143,152],"clock":[16,31,97,124,161],"skew.":[17],"Recently,":[18],"hybrid":[19],"structures":[20],"H-tree":[22,36],"mesh":[24,59,69],"[2,15,18,19]":[25],"were":[26],"proposed":[27],"to":[28,94,137],"distribute":[29,95],"signal":[32],"with":[33,116],"a":[34,84,113],"balanced":[35],"lock":[38],"skew":[40,74,106,130,158],"using":[41],"shunt":[43,111],"effect":[44,66],"mesh.":[47],"However,":[48],"in":[49],"multi-giga":[50],"hertz":[51],"regime,":[52],"RC":[54],"model":[55],"[15]":[56],"is":[60],"no":[61],"longer":[62],"valid.":[63],"The":[64],"inductance":[65],"can":[70],"even":[71],"make":[72],"worse.":[75],"this":[77],"paper,":[78],"we":[79,132],"investigate":[80],"use":[82],"novel":[85],"architecture":[86],"which":[87],"incorporates":[88],"multiple":[89,122],"level":[90],"transmission":[91,114,145],"line":[92,115,146],"shunts":[93],"global":[96],"signal.":[98],"We":[99],"derive":[100],"analytical":[102,129],"expression":[103],"reduction":[107],"contributed":[108],"by":[109],"length":[118],"an":[120],"integral":[121],"wavelength.":[125],"Based":[126],"expression,":[131],"adopt":[133],"convex":[134],"programming":[135],"techniques":[136],"optimize":[138],"wire":[140],"widths":[141],"multi-level":[144],"network.":[147],"Simulation":[148],"results":[149],"show":[150],"that":[151],"multilevel":[153],"network":[154],"achieves":[155],"below":[156],"4ps":[157],"for":[159],"10GHz":[160],"rate.":[162]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}