{"id":"https://openalex.org/W1963695760","doi":"https://doi.org/10.1145/1120725.1120749","title":"Embedded tutorial I","display_name":"Embedded tutorial I","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W1963695760","doi":"https://doi.org/10.1145/1120725.1120749","mag":"1963695760"},"language":"en","primary_location":{"id":"doi:10.1145/1120725.1120749","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1120725.1120749","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 conference on Asia South Pacific design automation  - ASP-DAC '05","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038626306","display_name":"V. Pitchumani","orcid":null},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Vijay Pitchumani","raw_affiliation_strings":["Intel Corporation"],"affiliations":[{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5038626306"],"corresponding_institution_ids":["https://openalex.org/I4210158342"],"apc_list":null,"apc_paid":null,"fwci":2.5521,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.88790057,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11159","display_name":"Manufacturing Process and Optimization","score":0.9923999905586243,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11159","display_name":"Manufacturing Process and Optimization","score":0.9923999905586243,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9878000020980835,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12111","display_name":"Industrial Vision Systems and Defect Detection","score":0.9753999710083008,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-for-manufacturability","display_name":"Design for manufacturability","score":0.9589666128158569},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.6638981699943542},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6283630728721619},{"id":"https://openalex.org/keywords/scope","display_name":"Scope (computer science)","score":0.560228705406189},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.5367788672447205},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.48914650082588196},{"id":"https://openalex.org/keywords/manufacturing-engineering","display_name":"Manufacturing engineering","score":0.4775598645210266},{"id":"https://openalex.org/keywords/design-technology","display_name":"Design technology","score":0.45944157242774963},{"id":"https://openalex.org/keywords/engineering-design-process","display_name":"Engineering design process","score":0.4423120617866516},{"id":"https://openalex.org/keywords/semiconductor-device-fabrication","display_name":"Semiconductor device fabrication","score":0.43452876806259155},{"id":"https://openalex.org/keywords/parametric-statistics","display_name":"Parametric statistics","score":0.4218827784061432},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.42166462540626526},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.39822062849998474},{"id":"https://openalex.org/keywords/industrial-engineering","display_name":"Industrial engineering","score":0.32465699315071106},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.29165956377983093},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1458512544631958},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09350624680519104},{"id":"https://openalex.org/keywords/mechanical-engineering","display_name":"Mechanical engineering","score":0.08881732821464539}],"concepts":[{"id":"https://openalex.org/C62064638","wikidata":"https://www.wikidata.org/wiki/Q553878","display_name":"Design for manufacturability","level":2,"score":0.9589666128158569},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.6638981699943542},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6283630728721619},{"id":"https://openalex.org/C2778012447","wikidata":"https://www.wikidata.org/wiki/Q1034415","display_name":"Scope (computer science)","level":2,"score":0.560228705406189},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.5367788672447205},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.48914650082588196},{"id":"https://openalex.org/C117671659","wikidata":"https://www.wikidata.org/wiki/Q11049265","display_name":"Manufacturing engineering","level":1,"score":0.4775598645210266},{"id":"https://openalex.org/C179737136","wikidata":"https://www.wikidata.org/wiki/Q5264382","display_name":"Design technology","level":2,"score":0.45944157242774963},{"id":"https://openalex.org/C34972735","wikidata":"https://www.wikidata.org/wiki/Q2920267","display_name":"Engineering design process","level":2,"score":0.4423120617866516},{"id":"https://openalex.org/C66018809","wikidata":"https://www.wikidata.org/wiki/Q1570432","display_name":"Semiconductor device fabrication","level":3,"score":0.43452876806259155},{"id":"https://openalex.org/C117251300","wikidata":"https://www.wikidata.org/wiki/Q1849855","display_name":"Parametric statistics","level":2,"score":0.4218827784061432},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.42166462540626526},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.39822062849998474},{"id":"https://openalex.org/C13736549","wikidata":"https://www.wikidata.org/wiki/Q4489420","display_name":"Industrial engineering","level":1,"score":0.32465699315071106},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.29165956377983093},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1458512544631958},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09350624680519104},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.08881732821464539},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1120725.1120749","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1120725.1120749","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 conference on Asia South Pacific design automation  - ASP-DAC '05","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5600000023841858,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W4246351405","https://openalex.org/W1573321145","https://openalex.org/W1970762549","https://openalex.org/W3011978806","https://openalex.org/W2121129272","https://openalex.org/W2743305891","https://openalex.org/W3205162826","https://openalex.org/W2059530328","https://openalex.org/W3207169898","https://openalex.org/W2951650892"],"abstract_inverted_index":{"DFM":[0],"(Design":[1],"for":[2,110],"Manufacturability)":[3],"has":[4],"recently":[5],"become":[6],"a":[7,36],"buzzword;":[8],"it":[9],"excites":[10],"passion":[11],"in":[12,35,51,116],"semiconductor":[13],"process,":[14],"design,":[15,117],"EDA":[16,84],"and":[17,39,44,62,76,83,89,105,112,120],"manufacturing":[18,49],"circles.":[19],"What":[20],"is":[21,108],"all":[22],"this":[23],"hype":[24],"about?This":[25],"tutorial":[26,107],"reviews":[27],"DFM,":[28],"the":[29,56,60],"ugly":[30],"cousin":[31],"of":[32,59],"technology":[33],"scaling,":[34],"broad":[37],"context,":[38],"includes":[40],"both":[41,87],"hard":[42],"defects":[43],"parametric":[45],"variations":[46],"arising":[47],"from":[48],"issues":[50],"its":[52],"scope.":[53],"It":[54,78],"presents":[55,80],"various":[57],"sources":[58],"problem":[61],"their":[63],"impact":[64],"on":[65],"yield,":[66],"silicon":[67],"vs.":[68],"timing":[69],"model":[70],"correlation,":[71],"mask":[72],"cost,":[73],"data":[74],"size":[75],"time-to-market.":[77],"then":[79],"design":[81,93,121],"methodology":[82],"tool":[85],"solutions,":[86],"current":[88],"future,":[90],"including":[91],"restrictive":[92],"rules,":[94,96],"preferred":[95],"layout":[97],"fixes,":[98],"design-manufacturing":[99],"integration,":[100],"lay-out-dependent":[101],"modeling,":[102],"variation-aware":[103],"analysis":[104],"design.This":[106],"intended":[109],"engineers":[111],"project":[113],"managers":[114],"involved":[115],"EDA,":[118],"OPC/RET/tapeout":[119],"rule":[122],"formulation.":[123]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}