{"id":"https://openalex.org/W2079527947","doi":"https://doi.org/10.1145/1120725.1120741","title":"MAIA","display_name":"MAIA","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W2079527947","doi":"https://doi.org/10.1145/1120725.1120741","mag":"2079527947"},"language":"en","primary_location":{"id":"doi:10.1145/1120725.1120741","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1120725.1120741","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 conference on Asia South Pacific design automation  - ASP-DAC '05","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080883695","display_name":"Luciano Ost","orcid":"https://orcid.org/0000-0002-5160-5232"},"institutions":[{"id":"https://openalex.org/I45643870","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","ror":"https://ror.org/025vmq686","country_code":"BR","type":"education","lineage":["https://openalex.org/I45643870"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Luciano Ost","raw_affiliation_strings":["FACIN-PUCRS, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"FACIN-PUCRS, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I45643870"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101567891","display_name":"Aline Mello","orcid":null},"institutions":[{"id":"https://openalex.org/I45643870","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","ror":"https://ror.org/025vmq686","country_code":"BR","type":"education","lineage":["https://openalex.org/I45643870"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Aline Mello","raw_affiliation_strings":["FACIN-PUCRS, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"FACIN-PUCRS, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I45643870"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085232659","display_name":"Jos\u00e9 Carlos Palma","orcid":null},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Jos\u00e9 Palma","raw_affiliation_strings":["II - UFRGS, Porto Alegre - Brazil","[II-UFRGS, Porto Alegre, Brazil]"],"affiliations":[{"raw_affiliation_string":"II - UFRGS, Porto Alegre - Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"[II-UFRGS, Porto Alegre, Brazil]","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025418231","display_name":"Fernando Moraes","orcid":"https://orcid.org/0000-0001-6126-6847"},"institutions":[{"id":"https://openalex.org/I45643870","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","ror":"https://ror.org/025vmq686","country_code":"BR","type":"education","lineage":["https://openalex.org/I45643870"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Fernando Moraes","raw_affiliation_strings":["FACIN-PUCRS, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"FACIN-PUCRS, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I45643870"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072149252","display_name":"Ney Calazans","orcid":"https://orcid.org/0000-0002-0467-4294"},"institutions":[{"id":"https://openalex.org/I45643870","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","ror":"https://ror.org/025vmq686","country_code":"BR","type":"education","lineage":["https://openalex.org/I45643870"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Ney Calazans","raw_affiliation_strings":["FACIN-PUCRS, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"FACIN-PUCRS, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I45643870"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5080883695"],"corresponding_institution_ids":["https://openalex.org/I45643870"],"apc_list":null,"apc_paid":null,"fwci":7.2321,"has_fulltext":false,"cited_by_count":59,"citation_normalized_percentile":{"value":0.9732668,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"49","last_page":"49"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9955000281333923,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7059721350669861},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6991386413574219},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6890177726745605},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.6207643747329712},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5916607975959778},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5836552977561951},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4792868494987488},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.271536648273468}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7059721350669861},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6991386413574219},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6890177726745605},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.6207643747329712},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5916607975959778},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5836552977561951},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4792868494987488},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.271536648273468}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1120725.1120741","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1120725.1120741","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 conference on Asia South Pacific design automation  - ASP-DAC '05","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1994221466","https://openalex.org/W2109195389","https://openalex.org/W2126213936","https://openalex.org/W2135733703","https://openalex.org/W2138371513","https://openalex.org/W2152099665","https://openalex.org/W2159001247","https://openalex.org/W2160642395","https://openalex.org/W2167734416","https://openalex.org/W2168203451"],"related_works":["https://openalex.org/W2258991751","https://openalex.org/W2059462720","https://openalex.org/W2011469574","https://openalex.org/W1975010174","https://openalex.org/W1967506540","https://openalex.org/W2674375159","https://openalex.org/W1589309932","https://openalex.org/W2544224778","https://openalex.org/W2774514318","https://openalex.org/W2282415642"],"abstract_inverted_index":{"The":[0,63],"increasing":[1],"complexity":[2],"of":[3,52,59,65],"SoCs":[4,94],"makes":[5],"networks":[6],"on":[7],"chip":[8],"(NoC)":[9],"a":[10],"promising":[11],"substitute":[12],"for":[13],"busses":[14],"and":[15,32],"dedicated":[16],"wires":[17],"interconnection":[18,30],"schemes.":[19],"However,":[20],"new":[21],"tools":[22,38],"need":[23],"to":[24,27,40,69,77,91],"be":[25],"developed":[26],"integrate":[28],"NoC":[29,47,60],"architectures":[31],"IP":[33],"cores":[34],"into":[35],"SoCs.":[36],"Such":[37],"have":[39,88],"fulfill":[41],"three":[42],"main":[43],"requirements:":[44],"(i)":[45],"automated":[46,50],"generation;":[48],"(ii)":[49],"production":[51],"NoC-IP":[53],"core":[54],"interfaces;":[55],"(iii)":[56],"seamless":[57],"analysis":[58],"traffic":[61],"parameters.":[62],"objective":[64],"this":[66],"paper":[67],"is":[68],"present":[70],"the":[71,85],"MAIA":[72,86],"framework,":[73],"which":[74],"includes":[75],"functions":[76],"address":[78],"all":[79],"these":[80],"requirements.":[81],"NoCs":[82],"generated":[83],"by":[84],"framework":[87],"been":[89],"used":[90],"successfully":[92],"prototype":[93],"in":[95],"FPGAs.":[96]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":4}],"updated_date":"2026-03-30T08:08:38.191290","created_date":"2016-06-24T00:00:00"}