{"id":"https://openalex.org/W2106476884","doi":"https://doi.org/10.1145/1120725.1120740","title":"System-level communication modeling for network-on-chip synthesis","display_name":"System-level communication modeling for network-on-chip synthesis","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W2106476884","doi":"https://doi.org/10.1145/1120725.1120740","mag":"2106476884"},"language":"en","primary_location":{"id":"doi:10.1145/1120725.1120740","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1120725.1120740","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 conference on Asia South Pacific design automation - ASP-DAC '05","raw_type":"proceedings-article"},"type":"conference-abstract","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046024226","display_name":"Andreas Gerstlauer","orcid":"https://orcid.org/0000-0002-6748-2054"},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Andreas Gerstlauer","raw_affiliation_strings":["University of California, Irvine","Center for Embedded Comput. Syst., California Univ., Irvine, CA, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Irvine","institution_ids":["https://openalex.org/I204250578"]},{"raw_affiliation_string":"Center for Embedded Comput. Syst., California Univ., Irvine, CA, USA#TAB#","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059068557","display_name":"Dongwan Shin","orcid":"https://orcid.org/0000-0002-2151-3986"},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dongwan Shin","raw_affiliation_strings":["University of California, Irvine","Center for Embedded Comput. Syst., California Univ., Irvine, CA, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Irvine","institution_ids":["https://openalex.org/I204250578"]},{"raw_affiliation_string":"Center for Embedded Comput. Syst., California Univ., Irvine, CA, USA#TAB#","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111950361","display_name":"Rainer D\u00f6mer","orcid":null},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rainer D\u00f6mer","raw_affiliation_strings":["University of California, Irvine","Center for Embedded Comput. Syst., California Univ., Irvine, CA, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Irvine","institution_ids":["https://openalex.org/I204250578"]},{"raw_affiliation_string":"Center for Embedded Comput. Syst., California Univ., Irvine, CA, USA#TAB#","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5025797692","display_name":"Daniel D. Gajski","orcid":null},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Daniel D. Gajski","raw_affiliation_strings":["University of California, Irvine","Center for Embedded Comput. Syst., California Univ., Irvine, CA, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Irvine","institution_ids":["https://openalex.org/I204250578"]},{"raw_affiliation_string":"Center for Embedded Comput. Syst., California Univ., Irvine, CA, USA#TAB#","institution_ids":["https://openalex.org/I204250578"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I204250578"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":30,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"45","last_page":"45"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.8044723272323608},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7683593034744263},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5783237218856812},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5553587079048157},{"id":"https://openalex.org/keywords/abstraction-layer","display_name":"Abstraction layer","score":0.5073785185813904},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.49046775698661804},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4837043881416321},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.46818768978118896},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.46506503224372864},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.464161217212677},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4331900477409363},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43112850189208984},{"id":"https://openalex.org/keywords/communications-system","display_name":"Communications system","score":0.4237581789493561},{"id":"https://openalex.org/keywords/factor","display_name":"Factor (programming language)","score":0.4146284759044647},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.26488858461380005},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.244127094745636},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.2237783670425415},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1396489441394806},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12194192409515381}],"concepts":[{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.8044723272323608},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7683593034744263},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5783237218856812},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5553587079048157},{"id":"https://openalex.org/C147358964","wikidata":"https://www.wikidata.org/wiki/Q1200992","display_name":"Abstraction layer","level":3,"score":0.5073785185813904},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.49046775698661804},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4837043881416321},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.46818768978118896},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.46506503224372864},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.464161217212677},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4331900477409363},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43112850189208984},{"id":"https://openalex.org/C101765175","wikidata":"https://www.wikidata.org/wiki/Q577764","display_name":"Communications system","level":2,"score":0.4237581789493561},{"id":"https://openalex.org/C2781039887","wikidata":"https://www.wikidata.org/wiki/Q1391724","display_name":"Factor (programming language)","level":2,"score":0.4146284759044647},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.26488858461380005},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.244127094745636},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.2237783670425415},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1396489441394806},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12194192409515381},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/1120725.1120740","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1120725.1120740","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 conference on Asia South Pacific design automation - ASP-DAC '05","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.124.8882","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.124.8882","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cecs.uci.edu/~doemer/publications/ASPDAC_05.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.88.1884","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.88.1884","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cecs.uci.edu/~cad/publications/conferences/2005-09/aspdac05.tlm.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1550131357","https://openalex.org/W2073906129","https://openalex.org/W2074543488","https://openalex.org/W2094920868","https://openalex.org/W2103910872","https://openalex.org/W2121319138","https://openalex.org/W2148740615","https://openalex.org/W2170601702"],"related_works":["https://openalex.org/W1604727120","https://openalex.org/W4230718388","https://openalex.org/W1519976071","https://openalex.org/W2102117846","https://openalex.org/W2002682434","https://openalex.org/W2126751824","https://openalex.org/W2140311261","https://openalex.org/W2133408453","https://openalex.org/W2016843712","https://openalex.org/W1969603261"],"abstract_inverted_index":{"As":[0],"we":[1,55],"are":[2,19,37],"entering":[3],"the":[4,21,31,82],"network-on-chip":[5],"era":[6],"and":[7,17,41,50,61,87],"system":[8,25,57],"communication":[9,15,58],"is":[10],"becoming":[11,20],"a":[12,75],"dominating":[13],"factor,":[14],"abstraction":[16,39,59],"synthesis":[18,49],"integral":[22],"part":[23],"of":[24,33,46,84],"design":[26,35,63,88],"flows.":[27],"The":[28],"key":[29],"to":[30,74],"success":[32],"any":[34],"flow":[36],"well-defined":[38],"levels":[40],"models,":[42],"which":[43],"enable":[44],"automation":[45],"early":[47],"validation,":[48],"verification.":[51],"In":[52],"this":[53],"paper,":[54],"define":[56],"layers":[60],"corresponding":[62],"models":[64],"that":[65],"support":[66],"successive,":[67],"stepwise":[68],"refinement":[69],"from":[70],"abstract":[71],"message-passing":[72],"down":[73],"cycle-accurate,":[76],"bus-functional":[77],"implementation.":[78],"Experimental":[79],"results":[80],"show":[81],"benefits":[83],"our":[85],"definitions":[86],"flow.":[89]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-19T07:52:34.831488","created_date":"2025-10-10T00:00:00"}