{"id":"https://openalex.org/W2023676732","doi":"https://doi.org/10.1145/1119772.1119962","title":"Multiple test set generation method for LFSR-based BIST","display_name":"Multiple test set generation method for LFSR-based BIST","publication_year":2003,"publication_date":"2003-01-01","ids":{"openalex":"https://openalex.org/W2023676732","doi":"https://doi.org/10.1145/1119772.1119962","mag":"2023676732"},"language":"en","primary_location":{"id":"doi:10.1145/1119772.1119962","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1119772.1119962","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 conference on Asia South Pacific design automation  - ASPDAC","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056061175","display_name":"Youhua Shi","orcid":"https://orcid.org/0000-0002-1473-9776"},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Youhua Shi","raw_affiliation_strings":["Waseda University, Japan","Ohtsuki & Yanagisawa Lab., Waseda Univ., Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Waseda University, Japan","institution_ids":["https://openalex.org/I150744194"]},{"raw_affiliation_string":"Ohtsuki & Yanagisawa Lab., Waseda Univ., Tokyo, Japan","institution_ids":["https://openalex.org/I150744194"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100442950","display_name":"Zhe Zhang","orcid":"https://orcid.org/0000-0001-8407-3167"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhe Zhang","raw_affiliation_strings":["Southeast University, China"],"affiliations":[{"raw_affiliation_string":"Southeast University, China","institution_ids":["https://openalex.org/I76569877"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5056061175"],"corresponding_institution_ids":["https://openalex.org/I150744194"],"apc_list":null,"apc_paid":null,"fwci":0.7428,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.71852198,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"863","last_page":"863"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9883000254631042,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pseudorandom-number-generator","display_name":"Pseudorandom number generator","score":0.7526677250862122},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.7192846536636353},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.6441798210144043},{"id":"https://openalex.org/keywords/linear-feedback-shift-register","display_name":"Linear feedback shift register","score":0.6343833804130554},{"id":"https://openalex.org/keywords/test-set","display_name":"Test set","score":0.5953887104988098},{"id":"https://openalex.org/keywords/shift-register","display_name":"Shift register","score":0.5919619202613831},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5840184092521667},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5612815022468567},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.551793098449707},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.512421190738678},{"id":"https://openalex.org/keywords/jump","display_name":"Jump","score":0.49633675813674927},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.4828801453113556},{"id":"https://openalex.org/keywords/character","display_name":"Character (mathematics)","score":0.4656658172607422},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4559434652328491},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.33216655254364014},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.27758219838142395},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.21399378776550293},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20417577028274536},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.13743415474891663}],"concepts":[{"id":"https://openalex.org/C140642157","wikidata":"https://www.wikidata.org/wiki/Q1623338","display_name":"Pseudorandom number generator","level":2,"score":0.7526677250862122},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.7192846536636353},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.6441798210144043},{"id":"https://openalex.org/C159862308","wikidata":"https://www.wikidata.org/wiki/Q681101","display_name":"Linear feedback shift register","level":4,"score":0.6343833804130554},{"id":"https://openalex.org/C169903167","wikidata":"https://www.wikidata.org/wiki/Q3985153","display_name":"Test set","level":2,"score":0.5953887104988098},{"id":"https://openalex.org/C49654631","wikidata":"https://www.wikidata.org/wiki/Q746165","display_name":"Shift register","level":3,"score":0.5919619202613831},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5840184092521667},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5612815022468567},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.551793098449707},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.512421190738678},{"id":"https://openalex.org/C2780695682","wikidata":"https://www.wikidata.org/wiki/Q4005959","display_name":"Jump","level":2,"score":0.49633675813674927},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.4828801453113556},{"id":"https://openalex.org/C2780861071","wikidata":"https://www.wikidata.org/wiki/Q1062934","display_name":"Character (mathematics)","level":2,"score":0.4656658172607422},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4559434652328491},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.33216655254364014},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.27758219838142395},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.21399378776550293},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20417577028274536},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.13743415474891663},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1119772.1119962","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1119772.1119962","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 conference on Asia South Pacific design automation  - ASPDAC","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.387.8435","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.387.8435","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cecs.uci.edu/~papers/compendium94-03/papers/2003/aspdac03/pdffiles/09c_2.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320322638","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83"},{"id":"https://openalex.org/F4320324856","display_name":"Southeast University","ror":"https://ror.org/04ct4d772"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1554885925","https://openalex.org/W1976062726","https://openalex.org/W2078640572","https://openalex.org/W2101477403","https://openalex.org/W2117436376","https://openalex.org/W2144033909","https://openalex.org/W2145157329","https://openalex.org/W2163335402","https://openalex.org/W2797899636"],"related_works":["https://openalex.org/W1600807921","https://openalex.org/W2101477403","https://openalex.org/W2119351822","https://openalex.org/W2761125259","https://openalex.org/W4288754393","https://openalex.org/W2104563825","https://openalex.org/W4321517976","https://openalex.org/W2184933991","https://openalex.org/W1996917705","https://openalex.org/W2139955070"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"we":[3],"propose":[4],"a":[5,57],"new":[6],"reseeding":[7,76],"method":[8,26],"for":[9,15],"LFSR-based":[10],"test":[11,31,45,85],"pattern":[12,19,32],"generation":[13],"suitable":[14],"circuits":[16],"with":[17,78],"random":[18],"resistant":[20],"faults.":[21],"The":[22],"character":[23],"of":[24,64,83],"our":[25],"is":[27],"that":[28,70],"the":[29,53,60,81,84,88],"proposed":[30],"generator":[33],"(TPG)":[34],"can":[35],"work":[36],"both":[37],"in":[38,48],"normal":[39],"LFSR":[40],"mode,":[41],"to":[42,51,59,80],"generate":[43],"pseudorandom":[44],"vectors,":[46],"and":[47,87],"jumping":[49],"mode":[50],"make":[52],"TPG":[54],"jump":[55],"from":[56],"state":[58,62],"required":[61,89],"(seed":[63],"next":[65],"group).":[66],"Experimental":[67],"results":[68],"indicate":[69],"its":[71],"superiority":[72],"against":[73],"other":[74],"known":[75],"techniques":[77],"respect":[79],"length":[82],"sequence":[86],"area":[90],"overhead.":[91]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}