{"id":"https://openalex.org/W2103986692","doi":"https://doi.org/10.1145/1119772.1119958","title":"A novel timing-driven global routing algorithm considering coupling effects for high performance circuit design","display_name":"A novel timing-driven global routing algorithm considering coupling effects for high performance circuit design","publication_year":2003,"publication_date":"2003-01-01","ids":{"openalex":"https://openalex.org/W2103986692","doi":"https://doi.org/10.1145/1119772.1119958","mag":"2103986692"},"language":"en","primary_location":{"id":"doi:10.1145/1119772.1119958","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1119772.1119958","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 conference on Asia South Pacific design automation  - ASPDAC","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072083800","display_name":"Jingyu Xu","orcid":"https://orcid.org/0009-0004-9108-8753"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Jingyu Xu","raw_affiliation_strings":["Dept. of Computer Science & Technology, Tsinghua University, Beijing, China#TAB#"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science & Technology, Tsinghua University, Beijing, China#TAB#","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111768666","display_name":"Xianlong Hong","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xianlong Hong","raw_affiliation_strings":["Dept. of Computer Science & Technology, Tsinghua University, Beijing, China#TAB#"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science & Technology, Tsinghua University, Beijing, China#TAB#","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101738220","display_name":"Jing Tong","orcid":"https://orcid.org/0000-0002-0607-0179"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Tong Jing","raw_affiliation_strings":["Dept. of Computer Science & Technology, Tsinghua University, Beijing, China#TAB#"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science & Technology, Tsinghua University, Beijing, China#TAB#","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100894724","display_name":"Yici Cai","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yici Cai","raw_affiliation_strings":["Dept. of Computer Science & Technology, Tsinghua University, Beijing, China#TAB#"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science & Technology, Tsinghua University, Beijing, China#TAB#","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100370048","display_name":"Jun Gu","orcid":"https://orcid.org/0009-0007-4966-7630"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jun Gu","raw_affiliation_strings":["Hong Kong Univ. of S & T, Hong Kong, P. R. China#TAB#"],"affiliations":[{"raw_affiliation_string":"Hong Kong Univ. of S & T, Hong Kong, P. R. China#TAB#","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5072083800"],"corresponding_institution_ids":["https://openalex.org/I99065089"],"apc_list":null,"apc_paid":null,"fwci":4.5207,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.94777814,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":91,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"847","last_page":"847"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/steiner-tree-problem","display_name":"Steiner tree problem","score":0.7107964754104614},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.6884246468544006},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.686151385307312},{"id":"https://openalex.org/keywords/coupling","display_name":"Coupling (piping)","score":0.6810872554779053},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.5930622816085815},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5917676687240601},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5254125595092773},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4836946129798889},{"id":"https://openalex.org/keywords/place-and-route","display_name":"Place and route","score":0.4612852931022644},{"id":"https://openalex.org/keywords/algorithm-design","display_name":"Algorithm design","score":0.45631512999534607},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.4389331638813019},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.42422959208488464},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3658108413219452},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.35007697343826294},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.2692834138870239},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.21717554330825806},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2059350311756134},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1624114215373993},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1037060022354126},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.08852249383926392},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.06659737229347229}],"concepts":[{"id":"https://openalex.org/C76220878","wikidata":"https://www.wikidata.org/wiki/Q1764144","display_name":"Steiner tree problem","level":2,"score":0.7107964754104614},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.6884246468544006},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.686151385307312},{"id":"https://openalex.org/C131584629","wikidata":"https://www.wikidata.org/wiki/Q4308705","display_name":"Coupling (piping)","level":2,"score":0.6810872554779053},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.5930622816085815},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5917676687240601},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5254125595092773},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4836946129798889},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.4612852931022644},{"id":"https://openalex.org/C106516650","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm design","level":2,"score":0.45631512999534607},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.4389331638813019},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.42422959208488464},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3658108413219452},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.35007697343826294},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.2692834138870239},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.21717554330825806},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2059350311756134},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1624114215373993},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1037060022354126},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.08852249383926392},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.06659737229347229},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1119772.1119958","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1119772.1119958","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 conference on Asia South Pacific design automation  - ASPDAC","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.5699999928474426,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1952691466","https://openalex.org/W1969970988","https://openalex.org/W1984588379","https://openalex.org/W2082603453","https://openalex.org/W2098765048","https://openalex.org/W2122608783","https://openalex.org/W2123716682","https://openalex.org/W2124750239","https://openalex.org/W2133527739","https://openalex.org/W2169531002","https://openalex.org/W2170051041","https://openalex.org/W2171509020","https://openalex.org/W2201681339"],"related_works":["https://openalex.org/W2098851424","https://openalex.org/W2185927297","https://openalex.org/W4237664122","https://openalex.org/W2118135829","https://openalex.org/W4246906907","https://openalex.org/W2122394662","https://openalex.org/W3021210272","https://openalex.org/W2066881224","https://openalex.org/W2077246255","https://openalex.org/W2163932442"],"abstract_inverted_index":{"As":[0],"the":[1,5,14,75,80],"CMOS":[2],"technology":[3],"enters":[4],"very":[6],"deep":[7],"submicron":[8],"era,":[9],"inter-wire":[10],"coupling":[11,21,49],"capacitance":[12],"becomes":[13],"dominant":[15],"part":[16],"of":[17,48,79],"load":[18],"capacitance.":[19],"The":[20,51],"effects":[22],"have":[23],"brought":[24],"new":[25],"challenges":[26],"to":[27,73],"routing":[28,44],"algorithms":[29],"on":[30,55],"both":[31],"delay":[32],"estimation":[33],"and":[34,65,77],"optimization.":[35],"In":[36],"this":[37],"paper,":[38],"we":[39],"propose":[40],"a":[41,56,60],"timing-driven":[42],"global":[43],"algorithm":[45,53,64],"with":[46],"consideration":[47],"effects.":[50],"two-phase":[52],"based":[54],"timing-relax":[57],"method":[58],"includes":[59],"heuristic":[61],"Steiner":[62],"tree":[63],"an":[66],"optimization":[67],"algorithm.":[68,81],"Experimental":[69],"results":[70],"are":[71],"given":[72],"demonstrate":[74],"efficiency":[76],"accuracy":[78]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2018,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}