{"id":"https://openalex.org/W1987154603","doi":"https://doi.org/10.1145/1119772.1119942","title":"DFT timing design methodology for at-speed BIST","display_name":"DFT timing design methodology for at-speed BIST","publication_year":2003,"publication_date":"2003-01-01","ids":{"openalex":"https://openalex.org/W1987154603","doi":"https://doi.org/10.1145/1119772.1119942","mag":"1987154603"},"language":"en","primary_location":{"id":"doi:10.1145/1119772.1119942","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1119772.1119942","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 conference on Asia South Pacific design automation  - ASPDAC","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101964875","display_name":"Yasuo Sat\u00f4","orcid":"https://orcid.org/0000-0001-9610-1583"},"institutions":[{"id":"https://openalex.org/I65143321","display_name":"Hitachi (Japan)","ror":"https://ror.org/02exqgm79","country_code":"JP","type":"company","lineage":["https://openalex.org/I65143321"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Yasuo Sato","raw_affiliation_strings":["Device Development Center, Hitachi, Ltd., Ome-shi, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Device Development Center, Hitachi, Ltd., Ome-shi, Tokyo, Japan","institution_ids":["https://openalex.org/I65143321"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067424644","display_name":"Motoyuki Sato","orcid":null},"institutions":[{"id":"https://openalex.org/I65143321","display_name":"Hitachi (Japan)","ror":"https://ror.org/02exqgm79","country_code":"JP","type":"company","lineage":["https://openalex.org/I65143321"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Motoyuki Sato","raw_affiliation_strings":["Device Development Center, Hitachi, Ltd., Ome-shi, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Device Development Center, Hitachi, Ltd., Ome-shi, Tokyo, Japan","institution_ids":["https://openalex.org/I65143321"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001291932","display_name":"Koki Tsutsumida","orcid":null},"institutions":[{"id":"https://openalex.org/I65143321","display_name":"Hitachi (Japan)","ror":"https://ror.org/02exqgm79","country_code":"JP","type":"company","lineage":["https://openalex.org/I65143321"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Koki Tsutsumida","raw_affiliation_strings":["Device Development Center, Hitachi, Ltd., Ome-shi, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Device Development Center, Hitachi, Ltd., Ome-shi, Tokyo, Japan","institution_ids":["https://openalex.org/I65143321"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102769680","display_name":"Masatoshi Kawashima","orcid":"https://orcid.org/0000-0002-1849-2053"},"institutions":[{"id":"https://openalex.org/I65143321","display_name":"Hitachi (Japan)","ror":"https://ror.org/02exqgm79","country_code":"JP","type":"company","lineage":["https://openalex.org/I65143321"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masatoshi Kawashima","raw_affiliation_strings":["Device Development Center, Hitachi, Ltd., Ome-shi, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Device Development Center, Hitachi, Ltd., Ome-shi, Tokyo, Japan","institution_ids":["https://openalex.org/I65143321"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101930271","display_name":"Kazumi Hatayama","orcid":"https://orcid.org/0000-0001-8416-8609"},"institutions":[{"id":"https://openalex.org/I65143321","display_name":"Hitachi (Japan)","ror":"https://ror.org/02exqgm79","country_code":"JP","type":"company","lineage":["https://openalex.org/I65143321"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kazumi Hatayama","raw_affiliation_strings":["Central Research Laboratory, Hitachi, Ltd., Kokubunji-shi, Tokyo, Japan","Central Research Laboratory, Hitachi Ltd, Kokubunji-Shi, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Central Research Laboratory, Hitachi, Ltd., Kokubunji-shi, Tokyo, Japan","institution_ids":["https://openalex.org/I65143321"]},{"raw_affiliation_string":"Central Research Laboratory, Hitachi Ltd, Kokubunji-Shi, Tokyo, Japan","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086265721","display_name":"Kazuyuki Nomoto","orcid":null},"institutions":[{"id":"https://openalex.org/I65143321","display_name":"Hitachi (Japan)","ror":"https://ror.org/02exqgm79","country_code":"JP","type":"company","lineage":["https://openalex.org/I65143321"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kazuyuki Nomoto","raw_affiliation_strings":["Semiconductor & Integrated Circuits, Hitachi, Ltd., Kodaira-shi, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Semiconductor & Integrated Circuits, Hitachi, Ltd., Kodaira-shi, Tokyo, Japan","institution_ids":["https://openalex.org/I65143321"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5101964875"],"corresponding_institution_ids":["https://openalex.org/I65143321"],"apc_list":null,"apc_paid":null,"fwci":0.4952,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.64714687,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"763","last_page":"763"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6390759944915771},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.6311832070350647},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.6134251952171326},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.5873188972473145},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.4834228754043579},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.46905115246772766},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.45752060413360596},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.45235732197761536},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.42216402292251587},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4100439250469208},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.38827481865882874},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.347243070602417},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.323982834815979},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24655568599700928},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.10332751274108887}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6390759944915771},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.6311832070350647},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.6134251952171326},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.5873188972473145},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.4834228754043579},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.46905115246772766},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.45752060413360596},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.45235732197761536},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.42216402292251587},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4100439250469208},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.38827481865882874},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.347243070602417},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.323982834815979},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24655568599700928},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.10332751274108887},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1119772.1119942","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1119772.1119942","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 conference on Asia South Pacific design automation  - ASPDAC","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.387.5800","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.387.5800","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cecs.uci.edu/~papers/compendium94-03/papers/2003/aspdac03/pdffiles/08c_3.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.44999998807907104,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W10686556","https://openalex.org/W615030097","https://openalex.org/W1515082873","https://openalex.org/W1566040143","https://openalex.org/W1566868423","https://openalex.org/W1771482969","https://openalex.org/W1850335487","https://openalex.org/W1905213452","https://openalex.org/W1980985044","https://openalex.org/W2025145240","https://openalex.org/W2042947574","https://openalex.org/W2108103162","https://openalex.org/W2113288652","https://openalex.org/W2120399412","https://openalex.org/W2128627202","https://openalex.org/W2129555080","https://openalex.org/W2141985270","https://openalex.org/W2146050449","https://openalex.org/W2150148421","https://openalex.org/W2165601670"],"related_works":["https://openalex.org/W2146381271","https://openalex.org/W2165948443","https://openalex.org/W2377850316","https://openalex.org/W1814605437","https://openalex.org/W2114676663","https://openalex.org/W1944932277","https://openalex.org/W4283689337","https://openalex.org/W4231893950","https://openalex.org/W2129134570","https://openalex.org/W3205162826"],"abstract_inverted_index":{"Logic":[0],"BIST":[1],"is":[2,15],"well":[3],"known":[4],"as":[5,21],"an":[6],"effective":[7],"method":[8],"for":[9,45],"low":[10],"cost":[11],"testing.":[12],"However,":[13],"it":[14,22],"difficult":[16],"to":[17,30],"realize":[18],"at-speed":[19,46],"testing,":[20],"requires":[23],"a":[24,41,49],"deliberate":[25],"timing":[26,42],"design":[27,32,43],"in":[28],"regard":[29],"logic":[31],"and":[33],"layout":[34],"of":[35,57],"the":[36],"chip.":[37],"This":[38],"paper":[39],"presents":[40],"methodology":[44],"BIST,":[47],"using":[48,61],"multiple-clock":[50],"domain":[51],"scheme.":[52],"Some":[53],"experimental":[54],"test":[55],"results":[56],"large":[58],"industrial":[59],"designs":[60],"our":[62],"custom":[63],"fool":[64],"\"Singen\",":[65],"will":[66],"also":[67],"be":[68],"shown.":[69]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}